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Kurzfassung
Diese Arbeit beschreibt die gezielte Anregung zuverlässigkeitsrelevanter Degradations- und
Defektmechanismen bei III/V Höchstfrequenzbauelementen (InGaP/GaAs Heterostruktur Bipolar-
transistor, Pt/GaAs THz-Schottkydiode) unter Verwendung elektrischer Pulse (bekannt als Trans-
mission Line Pulse, TLP-Methode). Desweiteren wird die Einführung von Prozesskontrollschrit-
ten und eines erweiterten Prozesskontroll-Systems im Fabrikationsprozess von Terahertz (THz)-
Schottkydioden sowie die Auswirkungen auf die Bauteilzuverlässigkeit erläutert. Anhand planarer
Schottkydioden wird die Bedeutung der Verknüpfung von Technologie-Entwicklung, Hochfrequenz-
Design und Zuverlässigkeits-Tests erörtert.
Als wichtigste Ergebnisse werden die Demonstration der Vergleichbarkeit der Ergebnisse der
TLP-Methode mit Arrhenius-beschleunigten Zuverlässigkeitsmethoden sowie ihre Anwendbarkeit
im Fabrikationsprozess planarer THz-Schottkydioden vorgestellt. Im Vergleich zu Arrhenius-
beschleunigten Testmethoden verwendet die hier vorgestellte Methodik elektrische Rechteckpulse
zur Beschleunigung der Ausfallmechanismen. Durch eine dem zu stressenden Bauteil mit indi-
vidueller thermischer Zeitkonstante angepasste Wahl der Pulslänge, d.h. des Zeitraums der elek-
trischen Belastung, wird sichergestellt, daß die Bauteildegradation hauptsächlich durch elektrische
Größen (U, I, P) und weniger thermisch angeregt wird.
Abstract
This work describes the well-directed excitation of reliability relevant degradation and defect
mechanisms for highest-frequency components (InGaP/GaAs heterostructure bipolar transistor,
Pt/GaAs Schottky diode for THz-frequencies) using electrical pulses (also known as the trans-
mission line pulse, TLP-method). Further, it introduces an enhanced process control system for
the fabrication of planar THz-Schottky diodes and the effect on reliability. With respect to planar
Schottky diodes, the importance of linking technology development, RF design and reliability tests
is pointed out.
The most important results are the demonstration of comparability between the results from
the TLP-method and from Arrhenius-based reliability test methods. Additionally, the TLP-method
proved the applicability for process optimization with planar THz-Schottky diodes. In comparison
to Arrhenius test methods the proposed methodology applies electrical square pulses for acceler-
ation of degradation mechanisms. Electrical stress is ensured by choosing the pulse length, i.e.
the electrical stress time, adapted to the thermal time constant of the device. With this approach,
mainly electrical parameters (U, I, P) and not thermal ones excite device degradation.
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Chapter 1
Introduction
The basics of semiconductor technology and devices were established in the 50’ies by the work
of WILLIAM SHOCKLEY, JOHN BARDAIN and WALTER BRATTAIN among others. 1947, after
10 years of research in the BELL laboratories, the rst transistor was invented [1, 2] based on
Germanium. The motivation for this effort was the substitution of electromagnetic switching relays
in telephone systems with more reliable switches. The search for improved system reliability
turned out to be the driving force for a technology which becomes the basis of today’s modern
communication technology [3].
The further rapid development was characterized by the emergence of new semiconductor ma-
terials and device principles. The introduction of Hetero Bipolar Transistors (HBT) by HERBERT
KROEMER, theoretically described in 1957 and primarily proposed in 1951 by SCHOTTKY, and
the HBT operation principle marks a new way of fabricating device for high-frequency and opti-
cal applications. In 2000, he is awarded with the NOBEL prize in physics for his lifework - the
development of semiconductor hetero-structures for optoelectronic and microwave circuits [46].
In a sense, every electronic device implies a hetero-junction, namely the obligatory metal contact,
which may be Ohmic or Schottky type. Based on these still valid theories, the semiconductor
fabrication technology steadily improves and the device dimensions are decreasing down into the
sub-micron and even nanometer-scale. The speed of active elements is accordingly increasing up
to the point that in 2001 the rst experimental Tera-Hertz (THz)-transistor was presented (INTEL)
and veried by a French team in 2004. The leading edge in THz-research is currently the realiza-
tion of Schottky devices for mixing and frequency multiplication as well as their system integration
at the JET PROPULSION LABORATORY [79] and the University of Virginia [10], VDI1 respec-
tively. In this context, this work focuses on the study of reliability-relevant defect mechanisms for
heterostructure- and sub-micron devices and the establishment of a new approach to their well-
directed and accelerated excitation for process control and verication.
Although reliability analysis was not experiencing the same acceleration, compared to the
development of device technology and integration density (MOORE’S law), dedicated reliability
analysis techniques have nowadays become crucial. In particular for higher frequency and space
applications, where newly introduced devices have to face stringent requirements for qualication.
Higher operating frequency means small dimensions for the device structure, resulting in high
current densities [11], and the introduction of new materials and complex fabrication techniques.
Adapted tools for accelerated reliability analysis are necessary in order, through faster feedback,
to shorten the path to technological maturity and device time to market. Within the scope of these
requirements, the motivation for this work is given in the following section.
1VDI=Virginia Diodes Incorporated
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1.1 Background of this work
The importance of reliability investigations has been always increasing from the beginning of semi-
conductor technology up to now. Reliability data are delivered for each semiconductor process or
device and constitute a decision criterion for customers in the automotive, the aviation or space
industry. Reliability data are usually extracted using accelerated methods with increased stress pa-
rameters since the lifetime of semiconductor devices can reach several years or even decades. The
industrial quasi-standard for accelerated reliability testing is the measurement of device lifetime
under increased ambient temperature and increased DC-current conditions [12]. The lifetime under
"normal" operating conditions is extracted using the ARRHENIUS-law, which originally described
thermally activated chemical processes. It is evident that the acceleration factor for reliability tests
is the key parameter for a fast feedback to the fabrication process and the realization of shorter
technological development cycles. The demand for a shorter time to market results in the research
on alternative test methods, especially with regard to high frequency device technology. With de-
creasing lateral and horizontal device dimensions of high-frequency devices up to 10 THz, not
only temperature induced defect mechanism, exemplarily described in [13], but also electrically
induced defect mechanisms (e.g. by high current densities) contribute to device degradation, cf.
chapter 2.
The Transmission Line Pulse (TLP)-method can provide an acceleration down to 24 hours
testing time and therefore is suitable for an acceleration of technology optimization as it will be
presented in this work, cf. chapter 3. This approach belongs to the family of electrical stress
test methods like Electrostatic Discharge (ESD), Human Body Model (HBM), Charged Device
Model (CDM) and Very Fast TLP (VTLP). These methods apply a nite electrical pulse of a
certain shape to the device under test (DUT). The TLP-method for the accelerated excitation of
electrically induced defect mechanisms is based on applying short electrical square pulses, with
typically tp = 20 . . .100 ns, to the device as described in [14, 15]. The separation of thermally
and electrically induced defect mechanisms is possible, if the electrical pulse length is kept short
in comparison to the devices thermal time constant. A further advantage of this method is an
additional acceleration of defect mechanisms to only few days [16, 17], which can result in an
acceleration of the technology optimization process. This method can be applied to any device and
degradation mechanisms are separated by appropriate adjustment of stress-parameters. The key
point in this work is the testing methodology, which allows well-directed excitation of degradation
mechanisms.
In this work, the devices under test are mainly Schottky diodes developed and fabricated at
the IHF, TU DARMSTADT in the framework of several ESA/ESTEC2-projects and heterostruc-
ture bipolar transistors provided by several European semiconductor manufacturers in the frame-
work of a European BRITE EURAM project, HERO’S for the establishment of an European HBT
source,detailed in chapter 4. The advantage of the in-house fabricated diodes is the exact knowl-
edge of device geometries, parameters and process technology and their impact on degradation
and defect mechanisms. For the rst time, the TLP-method is used for a very fast feedback to
the in-house fabrication process for planar Schottky devices and accelerates the optimization pro-
cess. The advantage in case of the HBT is the access to a state of the art industrial hetero-device
technology. In this context, the TLP-method is rstly used as an alternative reliability test method,
which helped to reveal potential process and device weaknesses in the development of an industrial
process and is able to give a fast feedback to the fabrication process. This work describes an entire
test methodology, cf. section 3.2 which allows for the rst time a comparison to Arrhenius-based
2ESA=European Space Agency, ESTEC= ESA Technical Center
.. THZ-SPECTROSCOPY AND TECHNOLOGY 
lifetime and reliability test methods.
Further on, this work answers basic questions such as for example, at which locations which
current-induced or eld-induced defect mechanisms occur in compound semiconductors for mi-
crowave applications and how they are excited using pulsed electrical stress. Reliability analysis
requires a deep understanding of device physics for the measurement and the analysis of degra-
dation mechanisms at interfaces and in layers. The respective review is presented in chapter 2.
Usually, metal-semiconductor or semiconductor-semiconductor interfaces or both are used for mi-
crowave devices. At these interfaces, dislocations, atom diffusion and other irregularities lead to
defects. The interfaces make the device, as already KROEMER recognized, but they are also the
weak point concerning device stability. Pure semiconductor layers have only in their crystalline
form the desired electrical properties and are destroyed by temperatures beyond their melting point
due to the loss of their crystalline structure. A major topic of this work is the investigation of metal
contact stability on semiconductors if high current densities are applied. Results for heterostruc-
ture devices are exemplarily shown with InGaP/GaAs-HBT and the respective Transmission Line
Model (TLM)-structures, those for sub-micron devices with planar and whisker-contacted III/V-
Platinum Schottky diodes for THz-frequencies, cf. chapter 6. Results for Hetero-barrier varactors
(HBV) and power-sensor structures are presented in [1820].
1.2 THz-spectroscopy and technology
THz-radiation is non-ionizing and sensitive to changes in the refractive index, which is optimal for
medical and security-related applications. The high absorption of THz-signals by water or vapor
is ideal for the detection of tumors, e.g. cancer, but limits the signal-transmission capabilities in
atmosphere. The increasing interest in atmospheric research and in the effect of the world-wide
industrialization on the atmospheric composition enforces research efforts in the THz-frequency
region from 0.1 T Hz to 10 T Hz. Some of the more important greenhouse gases, e.g. OH−, CLO,
NOx or O3, can be detected in this frequency range, at which they emit electromagnetic waves with
the transition between different rotational modes, cf. table 1.1. Further, the possibilities in medical
and security applications awake the public opinion though there are still a lot of development steps
to reach industrial maturity.
Rotation transition frequency / GHz Eukb / K ncrit / cm
−3
CO(1-0) 110 5.5 3 ·103
CO(2-1) 230 16.6 2 ·104
CO(3-1) 345 33.2 5 ·104
Table 1.1: Frequencies for different material transitions.
Bridging the gap between optics and the millimeter waves with wavelengths between 3 mm
and 30 µm requires a reduction of device dimensions and an optimization of material systems for
a reduction of noise temperatures, parasitic effects and the capability of cut-off frequencies up to
f = 10 T Hz. These THz-capable devices are key-elements in radioastronomy and medical appli-
cations and without them the respective instruments can not be manufactured. Table 1.2 shows the
requirements from space industry for the realization of low-noise mixers for heterodyne receivers.
 . INTRODUCTION
In this context, the low series resistance and the low noise temperature is mandatory to achieve suf-
cient signal to noise ratios for THz-signal detection. The reduction of the parasitic capacitance
is mandatory for operation at highest frequencies, cf. section 4.2. Noise temperature and ideality
factor are strongly dependent on the interface technology while the parasitic capacitance depends
on the design of the periphery, e.g. air-bridge, pads or ohmic contact.
Electrical parameter Symbol Value Requirement
Series resistance Rs ≤ 6 Ω Low noise, low conversion loss
Ideality factor η ≤ 1.2 Low conversion loss
Junction capacitance C j 1 . . .2 f F Matching on junction
Parasitic capacitance Cp ≤ 10 f F Bandwidth
Noise temperature Tnoise minimal Radiometer sensitivity
Table 1.2: Requirements from space industry.
The following paragraph explains the impact of this work on Schottky device development
in connection with former research efforts at the IHF3 and with respect to requirements from
space industry. Former research considered either the technology development (e.g. for noise
reduction) or high-frequency design. With this work, both disciplines are combined as detailed in
the following.
Figure 1.1: Example of a planar IHF Schottky diode.
Compound semiconductors, e.g. GaAs or InP, turned out to be material systems of choice for
this frequency region. In comparison to silicon, their advantage is the higher electron mobility
3Institut für Hochfrequenztechnik, TU Darmstadt
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resulting in higher cut-off frequencies and a higher bandgap resulting in a better immunity against
ionizing radiation and the possibility of operation at higher temperatures. For frequencies beyond
1 T Hz the Schottky-diode, cf. gure 1.1, or the heterostructure barrier varactor (HBV) are suitable
elements for mixing or frequency multiplication [2123]. The basic electrical properties of realized
planar Schottky mixer diodes are shown in chapter 4. The application in satellites requires a close
look at device reliability to guarantee operation under space conditions. The optimization of the
technological process in view of repeatability, reliability and RF- and DC-characteristics is one
major topic of this work, cf. chapter 5. The introduction of process monitoring, standard reliability
tests and the application of the TLP-method for a fast feedback to technology is a rst step to space
qualication of these devices. The noise properties as well as the reliability are mainly inuenced
by the metal-semiconductor interface, which is more closely discussed.
At this stage, one recognizes that only perfect devices will fulll all these requirements and
can comply with ESA quality standards and that a high nancial effort is necessary for an indus-
trial infrastructure and technology. In contrary, the Schottky-diodes of this institute, the IHF TU
DARMSTADT originate from an experimental process at a research laboratory, which is steadily de-
veloped since 1990. Taking this into account, the technological process is permanently optimized
to reach this ambitious goal. The last optimization steps included the introduction of a process
control system based on Process identication documents (PID) and Lot travelers (LT) for the
Schottky diode process. On the basis of this process documentation, further optimization includes
the design of a new mask set with additional process control structures for the analysis of single
process steps described in chapter 5. With these efforts, the fabrication of high-quality Schottky
diodes with excellent noise properties is possible with sufcient fabrication yield. This was a nec-
essary condition for the realization of future steps like the integration with lter structures and
micro-machined waveguides for THz-systems, which are currently under investigation.
Chapter 2
Reliability, Theory and Mechanisms
Reliability gains more and more importance in semiconductor industry due to the growing demand
for devices operating in security relevant systems in automotive and space application (airbag,
near-distance radar, spacecraft-control). Semiconductor manufacturers established Arrhenius-based
reliability evaluation procedures, which usually do not allow a fast feedback to the technological
process. Some of these procedures follow the MIL-217 standard [24] others are manufacturer and
application specic. Reliability is dened as the probability of a device to operate with dened
properties under certain conditions for a certain time. Following the ISO 9000 standard, it is de-
ned as "the probability that a product will perform its intended function for as specied period
of time under stated conditions" [25]. Device reliability depends on many different inuencing
variables, e.g. application conditions, design, production tolerances, which are not always distin-
guishable and must be separately determined and evaluated with respect to their relevance.
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Figure 2.1: Reliability analysis.
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Reliability analysis is in its nature interdisciplinary and requires knowledge in various areas
as device physics, device and defect mechanism analysis, device simulation and accelerated stress
techniques as indicated in gure 2.1. The before mentioned analytic instruments allow, in com-
bination with a statistical approach, the formulation of reliability for each specic device. The
following sections give an overview on the different parts of reliability analysis starting with a sys-
tem theory approach, cf. section 2.1, continuing with the available degradation models and ending
with the relevant defect and degradation mechanisms in section 2.2. At the end of this chapter, a
survey of defect mechanisms is given for HBT and Schottky diodes, cf. section 2.2.3 and 2.2.4.
These sections are the basis for the interpretation of the measurement results in chapter 6. In the
case of Schottky devices, reliability limiting effects inuence the design of the process control
system, which is detailed in chapter 5. As lifetime of semiconductor devices may be up to several
decades, accelerated testing procedures are mandatory for the excitation of defect mechanisms, as
it will be detailed in chapter 3.
Defect mechanisms are generally separated into failure mechanisms, such as those leading to
catastrophic device malfunction, and degradation mechanisms. Degradation is a slow change in
device properties up to the point, where it exceeds a specied tolerance and therefore leads to
device failure. The mathematical description of reliability is based on stochastic processes with
random variables, i.e the theory of probability. For modern devices, especially for those with
dimensions in the sub-micron range, different failure and degradation mechanisms are likely to
occur (e.g. thermally or electrically activated). The separation of these mechanisms and their
correct modeling is the main task for proper reliability analysis.
2.1 System theory approach
The following sections describe the general system theory approach and the basics of kinetics-
based modeling for failure and degradation mechanisms. The majority of available degradation
models is either based on temperature enhanced diffusion, cf. section 2.1.2, or on mass transport
processes, cf. section 2.1.5 like the electron wind effect or eld enhanced material transport mech-
anisms, cf. section 2.2. The analysis of material modications is important because the structure
of an electronic element determines its function. Every structural change, especially in very thin
active layers (e.g. the HBT base layer with a thickness of 100¯), either by diffusion or by mass
transport, can drastically change the device performance or even destroy the device.
The lifetime of electronic components usually consists of different phases with respect to the
dominating failure mechanism. The failure rate function is a superposition of these phases. It is
used for the analysis of component failure and is visualized by the bath-tube curve, cf. gure 2.2,
which is briey explained in the next paragraph.
The probability that a component functions at the time t0 will fail at t0 + ∆t is given by the
product of failure rate h(t) and the time interval ∆t, which is shown in equation 2.1.
P(t < T T F ≤ t +∆t|T T F≥t) = h(t) ·∆t (2.1)
In the rst phase, components fail due to mistakes in the fabrication process or due to material
problems. This is followed by the second phase with stochastic component failure. This area is
characterized by a constant failure rate, which equation 2.2 expresses. This constant failure rate is
a result from the dominating defect mechanism or from a superposition of different independent
failure mechanisms. These are caused by physical or chemical reactions which are modeled by
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Figure 2.2: Bathtub curve describing the component failure rate as a function of
time.
different approaches, e.g. the Arrhenius law for diffusion processes. The last two phases, also
called the wear-out phase, are dominated by failure due to ageing effects. The degradation mecha-
nisms in each phase can be accelerated using dedicated stress tests. This results in the acceleration
factors A1, A2 and A3 for the different phases.
λ = ∂N∂t = const. (2.2)
The nature of degradation and failure mechanisms is not deterministic so that a statistic ap-
proach is required for its modeling. The problem formulation is as follows. By the application
of a stressing unit Xi, there is no failure for the following condition XS,min < Xi < XS,max. In the
contrary there is a failure for Xi ≤ XS,min∪XS,max ≤ Xi. The respective probability of survival and
failure are dened by equation 2.3 and equation 2.4, and nally satisfying equation 2.5.
R = pR = P(XS,min < Xi < XS,max) (2.3)
P = pF = P(Xi ≤ XS,min∪XS,max ≤ Xi) (2.4)
pF + pR = 1 (2.5)
The problem is the denition of the limits and the determination of the values for the stressing
unit. The solution is found using the interference analysis principle as it is described in sec-
tion 2.1.1.
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2.1.1 Interference analysis principle
In general, the denition of limits and the stressing unit is made using probability density functions
(PDF) for the limits and the stressing unit. This interference analysis principle is schematically
shown in gure 2.3.
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Figure 2.3: Schematic visualization of power density distributions and their inter-
section at which the reliability problem occurs.
In general, the probability of survival is dened by equation 2.6 where fL(x) is the PDF for the
excitation parameter and fS(x) is the PDF for the limit, respectively. The reliability problem exists
in this example at the intersection of the two normally distributed PDF for the applied signal and
the limit distribution, as shown in gure 2.3. In other words, there are signals, which are larger
than the minimal threshold for device degradation, resulting in equation 2.6.
pR =
∫ ∞
−∞
[
fS(xS)
∫ xs
−∞
fL(x)dx
]
dxs =
∫ ∞
−∞
[
fL(xL)
∫ ∞
xL
fS(x)dx
]
dxL (2.6)
The application of k consecutive signals leads to equation 2.7
pR =
∫ ∞
−∞
[
fS(xs)
(∫ xs
−∞
fL(x)dx
)k]
dxs (2.7)
The solution of this equation is possible for normally distributed excitation signals and if the
excitation occurs at a constant rate, as it is with the TLP-method (see section 3.3.3). This way, it
can be modeled as a homogenous POISSON process and therefore using the POISSON distribution.
The difference of the normal distribution for XL and the normal-distribution for XS again is a
N(µS − µL,
√
σ2S +σ
2
L) distribution. Equation 2.8 describes the normalized random variable SM
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for the respective tabulated standardized normal distribution. This parameter is in this context the
safety margin and reliability improves if SM improves. This is relevant for the exclusion of coarse
degradation as it is detected using the pulsed-step stress test approach shown in section 3.3.2.
SM = µS−µL√
σ2S +σ
2
L
(2.8)
The homogenous POISSON process and the exponential distribution are linked together by
the relation between the rate of occurrence for the Poisson process and the failure rate of the
exponential probability distribution given in equation 2.9.
λ = p f ·ρ (2.9)
For simplicity, the power density distribution of the limit is replaced by a limit value CA,i and
the failure probability of a device is modeled using equation 2.10.
PF(CA,i,Xi) = K ·λ(CA,i,Xi) =
∫ ∞
CAi
fb(Cacc,i)dCacc,i (2.10)
with
CA,i = failure threshold
Xi = stressing unit
Cacc,i = activation unit
fB(Cacc,i) = density function of the activation unit
2.1.2 The Arrhenius law
Originally, the ARRHENIUS law [26] was used for the description of the reaction rate for diffusion
controlled chemical processes in aqueous solutions. The original experiment describes the reaction
behavior of one single activated chemical process in a narrow temperature range. The ARRHENIUS
law is derived using the MAXWELL-BOLTZMANN distribution as the density function following
equation 2.11.
fB(Cacc) = fB(E,T ) = FMB(E,T ) = K · e
−E−EF
kT (2.11)
Using equation 2.10 one gets the ARRHENIUS law 2.12. The activation energy EA represents
the threshold energy for the initiation of a chemical reaction. The corresponding ARRHENIUS-
plot directly matches to equation 2.12 by adequate choice of the axis-units. The activation energy
is then equal to the slope of the line connecting different (TTF,temperature)-points plotted with
logarithmic time scale on the y-axis and the inverse temperature on the x-scale.
λ = λ0 · e−
EA
kB·T (2.12)
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with
λ = reaction rate
λ0 = temperature independent coefcient
EA = activation energy
T = absolute temperature
The ARRHENIUS law turned out to describe a broad range of other diffusion processes in gases,
uids and interfaces [26]. For the application with semiconductors, the MAXWELL-BOLTZMANN
approach has some limitations. The electron energy distribution in semiconductors is modeled
using the FERMI-DIRAC distribution shown in equation 2.13.
fB(Cacc) = fB(E,T ) = FFD(E,T ) = 1
1+ e
E−EF
kT
(2.13)
The approximation of the FERMI-DIRAC distribution by the MAXWELL-BOLTZMANN distri-
bution is only valid because highest reaction energies are necessary for diffusion in solids, for
which the MAXWELL-BOLTZMANN distribution approximates the FERMI-DIRAC distribution. In
semiconductors, it is the same situation with electrons having an energy E  E f , justifying the
application of the ARRHENIUS-law [27].
Under these circumstances, the activation energy for the diffusion of dopants in GaAs has
been determined to be in the range of EA = 1.4 . . .1.6 eV at room temperature and therefore lower
compared to the activation energies for the diffusion of dopants in silicon (EA = 3 . . .3.5 eV ).
2.1.3 The Einstein diffusion equation
In contrary to the Arrhenius-based degradation models there is the EINSTEIN diffusion equation,
which describes the diffusion of charged particles in an electrostatic eld in the direction opposite
to the electron ow (relevant in [28]), following equation 2.14.
J(x) = Z∗ ·C(x)mE(x)+ kB ·T
q
·m · ∂C(x)∂x (2.14)
with
J = particle ux
E = electrostatic eld
Z∗ = effective particle charge
m = particle mass
C = concentration of particles
2.1.4 The Fick diffusion laws
Another set of degradation models is based on the physical diffusion of materials as it is known
from laments in lamps. These kind of processes are usually modeled using the rst FICK’s
law [29] following equation 2.15.
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Jm =−D(T ) · ∂C∂x (2.15)
with
Jm = material ux
C = concentration
D = diffusion coefcient
T = absolute temperature
The case of a time-dependent concentration gradient diffusion is described by equation 2.16.
∂C
∂t =−D ·
∂2C
∂x2 (2.16)
2.1.5 The Black equation
The BLACK equation empirically models mass transport mechanisms in solid structures caused by
electrical current, e.g. the electro-migration effect, and constitutes the theoretical background for
the TLP-method (section 3.2). In this case, electrons transfer their kinetic energy to metal atoms,
which in consequence are moved in the direction of the electron ow, cf. section 2.2.2. This effect
occurs with the TLM-structures, HBT and Schottky devices under test, see chapter 6. The main
parameter for the excitation of electro-migration effect is the electrical current density J. Typically,
this effect is observed at current densities above several kA/cm2. This equation can be used to t
various electro-migration processes of different origin by determining the proper exponent n for
the current acceleration and the activation energy EA for thermal acceleration.
t50 =
A
dm · jn · e
Ea
kB·T (2.17)
with
t50 = median time to failure
j = current density
d = ton
T
duty cycle (2.18)
m = duty factor exponent
n = current density exponent
A = arbitrary constant
This is also understood as the Arrhenius law with an extension for the inuence of the current
density dependent degradation mechanisms. A further extension concerns the integration of the
duty cycle d, which is proposed for pulsed excitation in [30,31]. For m = 0, equation 2.17 reduces
to the original black-equation, for m = 1, it expresses an on-time dependence and for m = n,
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this is known as the average current density model taking an effective DC current density into
account. The respective acceleration factor for identical duty cycles is expressed by equation 2.19.
AF = AFJ ·AFT =
( j2
j1
)n
︸ ︷︷ ︸
AFJ
· e−
EA
kB
·
(
1
T1
− 1T2
)
︸ ︷︷ ︸
AFT
(2.19)
with
AF = acceleration factor
j1, j2 = current densities
n = current density exponent
T1,T2 = absolute temperatures
The model parameters n and EA are extracted following the equation 2.20.
n =−
[ ∂lnt
∂lnJ
]
T
and EA = kB ·
[
lnt
ln
( 1
T
)
]
J
(2.20)
For the experimental extraction of these parameters, one can dene a test stress matrix with
different current densities J1,J2,J3 for current acceleration and different temperatures T1,T2,T3 for
temperature acceleration following equation 2.21. In the best case, one requires three measure-
ments using the TLP-method as detailed in chapter 3. The current density is adjusted modifying
the pulse amplitude, while the temperature is modied with the pulse length. Worst case, 5 mea-
surements are necessary for the extraction of characteristic parameters.
T MStress =
T1 T2 T3
J1
J2
J3

− − X− − X
X X X

 (2.21)
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2.2 Relevant defects and degradation mechanisms
This section concentrates on electrically and thermally excited degradation mechanisms knowing,
for example, that the mechanical robustness of todays MEMS1 type devices is a big reliability
issue. A precise description of the device structure is essential for a classication of relevant
degradation and failure mechanisms (an overview is found in [32]) and a respective process con-
trol system (cf. chapter 5). Device reliability depends, in particular for semiconductor components,
on the reliability of its single layers and behavior of the weakest part is relevant for proper device
operation and lifetime. In this view, subsequent material layers can be separated into layers and
interfaces. The layer is the part for which the material parameters are supposed to be constant
(electrically, physically). The interface is the inhomogeneous part with varying material param-
eters (e.g space charge region interdiffusion). Every electronic semiconductor device consists at
least of a semiconducting layer and the contact metalization, which can be Ohmic or Schottky-
type and consequently a metal-semiconductor interface. More complicated devices have different
semiconductor layers with meta- or pseudomorph, homo- or hetero-interfaces and the required
contact metalization. Using this separation scheme, even a simple pn-diode, as exemplary shown
in gure 2.4, is separated into 7 different parts.
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Figure 2.4: Separation of a device in homogeneous and inhomogeneous parts.
This model is still not complete. The interfaces usually are not perfect as a consequence of the
fabrication process, during which e.g. the semiconductor is exposed to atmosphere and may react
before or during metalization as detailed in section 2.2.4. It is evident that each imperfection of the
device either in a layer or in an interface inuences the electrical characteristic and is a possible
1MEMS=Micro Electro Mechanical Systems
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device weakness regarding reliability. The operation principle of the device determines the impor-
tance of defects in layers or interfaces (e.g. in a Schottky-diode the Schottky-metal semiconductor
interface is important, in a HBT the hetero-interface is important). The following sections give an
overview of relevant defect and degradation mechanisms. The correct identication and separation
of device specic failure mechanisms is mandatory for the evaluation of the results achieved with
the TLP-method.
2.2.1 Defects and degradation mechanisms in layers
Most of the defects in layers are introduced into the lattice during material growth. These lattice
imperfections inuence the electrical properties of the device. Figure 2.5 shows possible defects
as they are detailed in the following.
Missing atom Foreign atom (substituted)
Interstitial atom Interstitial foreign atom
Figure 2.5: Lattice defects in crystalline structures.
On the one side, there are zero-dimensional crystal defects, which separate into lattice vacan-
cies with open bonds, the substitution of a atom by a foreign atom and interstitial atoms (from the
crystal or from another material). The lattice vacancies form low energy states and are the most
common zero-dimensional defects. Additionally, the missing atom sites are necessary for diffusion
processes. The appearance of interstitial atoms is seldom. The activation energy for the generation
of inter-lattice atoms is at least one order of magnitude above the one for the generation of lattice
vacancies. Usually, foreign atoms are incorporated in the lattice on a lattice node. More often,
very small atoms (e.g. H, C, N) are also placed on a lattice interstitial. Due to the atom insertion,
strain is induced into the lattice around each impurity. From the electrical point of view, the incor-
poration of H and C is problematic for device operation. C is often used for the p-doping of the
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base layer and therefore intentionally introduced. With the "hydrogen"-effect these C-atoms form
also molecules with unintentionally introduced H atoms and therefore reduce the effective dopant
concentration [33]. This effect is intensively investigated in further work by CEZARY SYDLO. The
diffusion mechanisms in crystalline structures are mainly separated in the diffusion via lattice sites
(substitutional diffusion) and the diffusion via inter-lattice sites (interstitial diffusion). Interdiffu-
sion is categorized by the path of the movement into lattice diffusion, grain-boundary diffusion,
dislocation pipe diffusion and surface diffusion. A detailed survey on diffusion and interdiffusion
mechanisms with semiconductor devices is given in [34] and [35].
Diffusion via lattice places, substitutional diffusion
 Lattice exchange mechanisms:
The diffusive atom is initially situated on a lattice site. Only a direct exchange with neigh-
boring atoms or a ring exchange is energetically possible in an ideal crystal lattice. The
required elastic deformation of the lattice is only possible for high energies. For this reason,
this mechanism occurs usually only at temperatures near the melting point of the crystal.
 Diffusion via lattice vacancies:
In contrary, diffusion processes are easier, if empty places exist in the lattice. The diffusive
atom is capable to exchange its place with the lattice vacancy. The elastic deformation is
much less than in the rst case and thus, requires lower activation energy for the exchange.
This is the dominating mechanism for the Cr/GaAs, or Pt/Au interaction
Diffusion via inter-lattice places, interstitial diffusion
 One-step interstitial mechanism:
This mechanism occurs if foreign atoms are located on lattice interstitials. The activation en-
ergy for the movement to the next lattice interstitial depends on the size of the foreign atom.
The activation energy is relatively low if the foreign atom is small compared to the lattice
atoms because the elastic deformation of the lattice is small. Additionally, this mechanism
does not depend on the availability of empty places in the lattice. This can result in high
diffusion coefcients, even comparable to those in liquids, e.g. Cu is very diffusive in GaAs
due to this mechanism taking place.
 Two-step interstitial mechanism:
The two-step interstitial mechanism occurs if the impurity atom is to big for a movement
between the lattice. In this case, it is energetically better if the foreign atom exchanges its
interstitial lattice place with a lattice atom in a rst step. In a second step, the foreign atom
moves to the next interstitial lattice place releasing the lattice place again enabling a return
of the lattice atom to its initial place.
Bulk semiconductor crystal defects
Bulk semiconductor crystal defects are usually incorporated during material growth. One dis-
tinguishes between one- and two-dimensional crystal defects in the bulk semiconductor. One-
dimensional crystal defects include step shifts (described by the Burgers vector) or screw-type
shifts or a mixture of both of it.
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Additional there are two-dimensional crystal defects as there are corn-, twin- or packaging de-
fects. Grain boundaries arise if the growth of the metal of the semiconductor was poly-crystalline.
The crystals from different seed crystals form a continuous transition from one crystal orientation
to the other. The bulk semiconductor crystal defects enhance the diffusivity of other atoms in the
crystal lattice as described in the following paragraphs.
Diffusion along defects
The metal contact realized on semiconductor devices is rarely mono-crystalline. The evaporated
or sputtered metal layers are polycrystalline because several crystals with different orientation
grow starting at seed crystals. Finally they touch at their borders and form a homogeneous metal
layer consisting of several crystals. This results in a huge amount of missing atoms and lattice
interstitials at the boundaries which support the diffusion via these vacancies. The respective
diffusion process is fast because the density of such vacancies is high. This diffusion is also called
short-diffusion because it is exponentially faster than the volume diffusion process. Step-shifts
also provide a high density of vacancies, which also results in high diffusion velocities. The grain
boundary diffusion is the dominating diffusion mechanism for a poly-crystalline metal-layer or
metal-semiconductor interface under normal conditions, i.e. operation temperature melting-
temperature.
2.2.2 Defects and degradation mechanisms at interfaces
There are three relevant interfaces for semiconductor devices, the atmosphere-semiconductor, the
metal-semiconductor and the semiconductor-semiconductor interface. All of them inuence the
electrical properties of the respective device and are correspondingly optimized for the application
of interest. Figure 2.6 illustrates possible device degrading mechanisms in the case of a metal-
semiconductor interface in atmosphere.
Atmosphere-semiconductor and metal interface
The atoms at the atmosphere-semiconductor interface have, in contrary to the bulk-atoms, open
bounds. This is an energetically weaker state and the reactive surface atoms provide free electrons
responsible for surface leakage currents. Additionally, this surface tends to absorb gas- and water
molecules from the atmosphere and therefore also changes the electrical properties. In contrary
to Si, this mechanism is typical for GaAs and other compounds because it does not form a stable
protecting high-quality native oxide at its surface. For this reason an additional passivation layer,
e.g. SiO or SiON, cf. section 4.2, is used to protect the semiconductor surface from contamination
with atmospheric molecules or the surface is passivated with another semiconductor layer like
the base-passivating AlGaAs-ledge in case of HBT, cf. section 4.1.3. In the case of the IHF
THz Schottky-diodes this passivation layer was optimized by LIN [23] with the aim to match the
thermal expansion coefcients of the SiOx-layer and the GaAs-layer to avoid mechanical stress or
even cracking.
Metal-semiconductor interface
The metal-semiconductor interface is the most critical part of a compound semiconductor device.
There have been already extensive investigations on the realization of stable contact systems on
GaAs for high-temperature applications [13]. An overview of possible degradation mechanisms
 . RELIABILITY, THEORY AND MECHANISMS









    
    
    
    
    
    
    
    
    












      
      
      
      
      
      
      
      
      
      
      
      









   
   
   
   
   
   
   
   
   








ﬀ ﬀ ﬀ ﬀ ﬀ ﬀ ﬀ
ﬀ ﬀ ﬀ ﬀ ﬀ ﬀ ﬀ
ﬀ ﬀ ﬀ ﬀ ﬀ ﬀ ﬀ
ﬀ ﬀ ﬀ ﬀ ﬀ ﬀ ﬀ
ﬀ ﬀ ﬀ ﬀ ﬀ ﬀ ﬀ
ﬀ ﬀ ﬀ ﬀ ﬀ ﬀ ﬀ
ﬀ ﬀ ﬀ ﬀ ﬀ ﬀ ﬀ
ﬀ ﬀ ﬀ ﬀ ﬀ ﬀ ﬀ
ﬁﬁﬁﬁﬁﬁﬁﬁﬁﬁﬁﬁ
ﬁﬁﬁﬁﬁﬁﬁﬁﬁﬁﬁﬁ
ﬁﬁﬁﬁﬁﬁﬁﬁﬁﬁﬁﬁ
ﬁﬁﬁﬁﬁﬁﬁﬁﬁﬁﬁﬁ
ﬁﬁﬁﬁﬁﬁﬁﬁﬁﬁﬁﬁ
ﬁﬁﬁﬁﬁﬁﬁﬁﬁﬁﬁﬁ
ﬁﬁﬁﬁﬁﬁﬁﬁﬁﬁﬁﬁ
ﬁﬁﬁﬁﬁﬁﬁﬁﬁﬁﬁﬁ
ﬁﬁﬁﬁﬁﬁﬁﬁﬁﬁﬁﬁ
ﬁﬁﬁﬁﬁﬁﬁﬁﬁﬁﬁﬁ
ﬁﬁﬁﬁﬁﬁﬁﬁﬁﬁﬁﬁ
ﬁﬁﬁﬁﬁﬁﬁﬁﬁﬁﬁﬁ
ﬂ ﬂ ﬂ ﬂ ﬂ ﬂ ﬂ ﬂ ﬂ ﬂ ﬂ ﬂ
ﬂ ﬂ ﬂ ﬂ ﬂ ﬂ ﬂ ﬂ ﬂ ﬂ ﬂ ﬂ
ﬂ ﬂ ﬂ ﬂ ﬂ ﬂ ﬂ ﬂ ﬂ ﬂ ﬂ ﬂ
ﬂ ﬂ ﬂ ﬂ ﬂ ﬂ ﬂ ﬂ ﬂ ﬂ ﬂ ﬂ
ﬂ ﬂ ﬂ ﬂ ﬂ ﬂ ﬂ ﬂ ﬂ ﬂ ﬂ ﬂ
ﬂ ﬂ ﬂ ﬂ ﬂ ﬂ ﬂ ﬂ ﬂ ﬂ ﬂ ﬂ
ﬂ ﬂ ﬂ ﬂ ﬂ ﬂ ﬂ ﬂ ﬂ ﬂ ﬂ ﬂ
ﬂ ﬂ ﬂ ﬂ ﬂ ﬂ ﬂ ﬂ ﬂ ﬂ ﬂ ﬂ
ﬂ ﬂ ﬂ ﬂ ﬂ ﬂ ﬂ ﬂ ﬂ ﬂ ﬂ ﬂ
ﬂ ﬂ ﬂ ﬂ ﬂ ﬂ ﬂ ﬂ ﬂ ﬂ ﬂ ﬂ
ﬂ ﬂ ﬂ ﬂ ﬂ ﬂ ﬂ ﬂ ﬂ ﬂ ﬂ ﬂ
ﬂ ﬂ ﬂ ﬂ ﬂ ﬂ ﬂ ﬂ ﬂ ﬂ ﬂ ﬂ
ﬃﬃﬃﬃ
ﬃﬃﬃﬃ
ﬃﬃﬃﬃ
ﬃﬃﬃﬃ
ﬃﬃﬃﬃ
ﬃﬃﬃﬃ
ﬃﬃﬃﬃ
ﬃﬃﬃﬃ
ﬃﬃﬃﬃ
ﬃﬃﬃﬃ
ﬃﬃﬃﬃ
ﬃﬃﬃﬃ
ﬃﬃﬃﬃ
ﬃﬃﬃﬃ
ﬃﬃﬃﬃ
   
   
   
   
   
   
   
   
   
   
   
   
   
   
   
   
   
   
   
   
   
   
   
   
   
   
   
   
   
   
   
! ! !
! ! !
! ! !
! ! !
! ! !
! ! !
! ! !
! ! !
! ! !
! ! !
! ! !
! ! !
! ! !
! ! !
! ! !
! ! !
""""
""""
""""
""""
""""
""""
""""
""""
""""
""""
""""
""""
""""
""""
""""
# # # #
# # # #
# # # #
# # # #
# # # #
# # # #
# # # #
# # # #
# # # #
# # # #
# # # #
# # # #
# # # #
# # # #
# # # #
$$$$$
$$$$$
$$$$$
$$$$$
$$$$$
$$$$$
$$$$$
$$$$$
$$$$$
$$$$$
$$$$$
$$$$$
$$$$$
$$$$$
$$$$$
$$$$$
$$$$$
% % % % %
% % % % %
% % % % %
% % % % %
% % % % %
% % % % %
% % % % %
% % % % %
% % % % %
% % % % %
% % % % %
% % % % %
% % % % %
% % % % %
% % % % %
% % % % %
% % % % %
&&&&&
&&&&&
&&&&&
&&&&&
&&&&&
&&&&&
&&&&&
&&&&&
&&&&&
&&&&&
&&&&&
&&&&&
&&&&&
&&&&&
&&&&&
&&&&&
&&&&&
' ' ' ' '
' ' ' ' '
' ' ' ' '
' ' ' ' '
' ' ' ' '
' ' ' ' '
' ' ' ' '
' ' ' ' '
' ' ' ' '
' ' ' ' '
' ' ' ' '
' ' ' ' '
' ' ' ' '
' ' ' ' '
' ' ' ' '
' ' ' ' '
' ' ' ' '
((((((
((((((
((((((
((((((
((((((
((((((
((((((
((((((
((((((
((((((
((((((
((((((
((((((
((((((
((((((
) ) ) ) ) )
) ) ) ) ) )
) ) ) ) ) )
) ) ) ) ) )
) ) ) ) ) )
) ) ) ) ) )
) ) ) ) ) )
) ) ) ) ) )
) ) ) ) ) )
) ) ) ) ) )
) ) ) ) ) )
) ) ) ) ) )
) ) ) ) ) )
) ) ) ) ) )
) ) ) ) ) )
*****
*****
*****
*****
*****
*****
*****
*****
*****
*****
*****
*****
*****
*****
*****
+ + + + +
+ + + + +
+ + + + +
+ + + + +
+ + + + +
+ + + + +
+ + + + +
+ + + + +
+ + + + +
+ + + + +
+ + + + +
+ + + + +
+ + + + +
+ + + + +
+ + + + +
,,,,,,,,,,,,,
,,,,,,,,,,,,,
,,,,,,,,,,,,,
,,,,,,,,,,,,,
,,,,,,,,,,,,,
,,,,,,,,,,,,,
,,,,,,,,,,,,,
,,,,,,,,,,,,,
,,,,,,,,,,,,,
,,,,,,,,,,,,,
,,,,,,,,,,,,,
,,,,,,,,,,,,,
- - - - - - - - - - - - -
- - - - - - - - - - - - -
- - - - - - - - - - - - -
- - - - - - - - - - - - -
- - - - - - - - - - - - -
- - - - - - - - - - - - -
- - - - - - - - - - - - -
- - - - - - - - - - - - -
- - - - - - - - - - - - -
- - - - - - - - - - - - -
- - - - - - - - - - - - -
- - - - - - - - - - - - -
.....
.....
.....
.....
.....
.....
.....
.....
.....
.....
/ / / / /
/ / / / /
/ / / / /
/ / / / /
/ / / / /
/ / / / /
/ / / / /
/ / / / /
/ / / / /
/ / / / /
00000
00000
00000
00000
00000
00000
00000
00000
00000
00000
1 1 1 1 1
1 1 1 1 1
1 1 1 1 1
1 1 1 1 1
1 1 1 1 1
1 1 1 1 1
1 1 1 1 1
1 1 1 1 1
1 1 1 1 1
1 1 1 1 1
2222222222222222
2222222222222222
2222222222222222
2222222222222222
3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3
3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3
3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3
3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3
Semiconductor
Atmosphere
Metal
at corn borders
Segregation atmosphere into
Field induced
the metal
enrichment at the
metal surface
Out−diffusion and
densities
Diffusion and
accumulation
Interface
Volume
Diffusion at Formation of
phases
intermetalliccorn borders
vertical
Diffusion in
dislocations,
electromigration
mechanism
material transport
Electromigration
at high current
Diffusion
Diffusion from
44
44
44
44
44
44
44
44
44
44
44
5 5
5 5
5 5
5 5
5 5
5 5
5 5
5 5
5 5
5 5
5 5
66666666
66666666
66666666
66666666
7 7 7 7 7 7 7 7
7 7 7 7 7 7 7 7
7 7 7 7 7 7 7 7
7 7 7 7 7 7 7 7
E
J
8 8 8 8 8 8
8 8 8 8 8 8
8 8 8 8 8 8
8 8 8 8 8 8
8 8 8 8 8 8
8 8 8 8 8 8
8 8 8 8 8 8
8 8 8 8 8 8
8 8 8 8 8 8
9 9 9 9 9 9
9 9 9 9 9 9
9 9 9 9 9 9
9 9 9 9 9 9
9 9 9 9 9 9
9 9 9 9 9 9
9 9 9 9 9 9
9 9 9 9 9 9
9 9 9 9 9 9
:::::::
:::::::
:::::::
::: : : : :
::: : : : :
::: : : : :
::: : : : :
::: : : : :
::: : : : :
::: : : : :
::: : : : :
::: : : : :
; ; ; ; ; ; ;
; ; ; ; ; ; ;
; ; ; ; ; ; ;
; ; ; ; ; ; ;
; ; ; ; ; ; ;
; ; ; ; ; ; ;
; ; ; ; ; ; ;
; ; ; ; ; ; ;
; ; ; ; ; ; ;
; ; ; ; ; ; ;
; ; ; ; ; ; ;
; ; ; ; ; ; ;
<<<<
<<<<
<<<<
= = = =
= = = =
= = = = >>>
>>>
>>>
???
???
? ? ?
Figure 2.6: Schematic description of metal semiconductor interface defects and
degradation mechanisms.
for metal-semiconductor interfaces is given in gure 2.6. These are excited either by electrical
or by thermal stress. The electrically activated defect mechanisms are the eld and the current-
density induced mechanisms (e.g. electro-migration, electron wind effect, metal spiking) [36].
The temperature induced mechanism, which are mainly diffusion processes, are also listed in the
following paragraphs.
 Current induced electro-migration, Electron wind effect:
Electro-migration is dened as the transport of lattice atoms/elements of a conductor in the
direction of the electric current ow and mathematically described in section 2.1.5. This
effect occurs at very high current densities in metal contacts or wires. The material transport
is a result of an impulse transfer from electrons in the conduction band to lattice atoms of
the conductor (electron wind effect) [11]. Basic theories state that electro-migration is sup-
ported by missing atoms at moderate temperatures. With these missing atoms and the im-
pulses from the electron, the probability is increased that atoms move into the free place in
the direction of the current. The vacancies move in the opposite direction. Electro-migration
is enhanced at grain boundaries due to the availability of many empty places, which re-
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sults in a lower activation energy than for the inner crystal. Electro-migration leads to de-
pleted regions and those with material accumulation. Finally, this may lead to an interrup-
tion of the conductor. The threshold current density for electro-migration is in the range of
Jcrit = 104...106 A/cm2. These high current densities are reached in very thin conducting lay-
ers. The IHF Schottky-diode metalization, for example, is able to withstand current densities
up to Jcrit = 8 ·105 A/cm2, refer to chapter 6.
 Vertical electro-migration, Spiking:
Vertical electro-migration, which is also called metal spiking, is the migration of metal into
the semiconductor material. This migration mechanism starts very non-uniformly with the
formation of metal spikes. The formation of these spikes usually starts along shifts in the
crystal and penetrates the semiconductor. The starting point for this process may be hot spots
caused by non-uniform current distribution in the metal. At these sites, the metal may even
melt and the so formed liquid metal phase easily penetrates the semiconductor, as shown
with TLM-structures and Schottky devices in chapter 6.
 Vertical eld induced electro-migration:
Another possibility for the excitation of vertical electro-migration are high electric elds over
the metal-semiconductor interface, which is mathematically described in section 2.1.3. In
this case, charged particles or empty places are moving following the electric eld gradient
or vice versa depending on their charge.
 Formation of intermetallic phases:
Intermetallic phases are formed at the interface between different metals or metal and semi-
conductor. There is an exchange of atoms from different metals according to the diffusivity
of the used materials following section 2.1.4. One can observe this effect also a metal-
semiconductor interfaces after out-diffusion, cf. section 2.2.4.
 Out-diffusion and enrichment at the metal surface:
Forming contacts on compound semiconductors, atoms from the semiconductor surface dif-
fuse out through the metal and enrich at the metal surface. This effect exemplary takes place
Forming Pt-contacts on GaAs. Ga diffuses out and enriches on the metal surface. Excess
Arsenic remains at the interface and provides deep traps [37].
A two-dimensional defect is the phase boundary between two different materials (phases),
which is subject to volume diffusion. This volume diffusion process is intentionally used for the
ohmic contact formation, e.g in the Ni/AuGe/Ni-contact system. A thermal post-treatment (an-
nealing) after evaporation provides the diffusion of Ge into the GaAs bulk material and increases
the effective doping which results in an ohmic contact.
Semiconductor-semiconductor interface
 Volume diffusion:
The volume diffusion is the primary degradation mechanism at semiconductor-semiconductor
interfaces. In the case of homo-junctions, the dopants from the differently doped regions
diffuse and change device characteristics. This effect may be even more pronounced with
hetero-junctions.
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2.2.3 HBT relevant mechanisms
This section gives details on degradation mechanisms observed for III/V-HBT with respect to the
former sections. The primary degradation mechanics for HBT are recombination-enhanced defect
mechanisms, bulk lattice defect generation, ohmic contact instability (e.g. base contact migration
with AlGaAs-HBT) [38], hot-carrier effects [39] and electro-migration forming e.g. a parasitic
B-E2 diode [40] or B-C3 diode degradation [41, 42]. The InGaP/GaAs HBT show impressive
reliability gures compared to AlGaAs/GaAs, which is mainly due to the surface passivation of
the extrinsic base layer (ledge) [43, 44]. With beryllium-doped AlGaAs/GaAs and carbon-doped
InGaP/GaAs HBT, an early increase of the gain is observed due to a reduction of the surface
recombination at the extrinsic base, which is known as the burn-in effect [33, 45, 46]. Further
degradation is observed resulting in an increase of the base-leakage current [47]. These effects
are reported to be as well thermally as also electrically activated [48]. The typical shift of the
turn-on voltage Ube is designated to the current-induced interstitial Be movement from the highly-
doped base to the wide-band emitter, which results in a modication of the B-E junction [49]. The
degradation mechanisms, relevant for AlGaAs/GaAs-HBT and InGaP/GaAs-HBT, are detailed in
table 2.1.
Failure mode
dependence
Failure mechanism Activation
energy, EA
Current
B-E leakage Tunneling recombination cur-
rent due to mid-gap transfor-
mation
0.3-0.7 Directly through non-
radiative electron-hole
recombination
UBE −Shi f t Hydrogen de-passivation of
acceptors in base
0.6 Likely through non-radiative
electron-hole recombination
DLD Dislocation propagation 0.1 Directly through non-
radiative electron-hole
recombination
Collector
resistance
increase
AuGe/Ni/Au contact degra-
dation
0.8-1.1 Device self-heating
B-C leakage Base-metal spiking into col-
lector
1.2-1.8 Device self-heating
B-C short
(catastrophic
failure; Burn-
out)
Base- and/or collector contact
degradation followed by lo-
calized R · I2-heating, metal
and semiconductor melting
0.8-1.8 Device self-heating for initial
contact degradation
B-E short
(catastrophic
failure)
Contact degradation followed
by metal and GaAs melting
due to localized R · I2-heating
0.8-1.8 Cf. B-C short
Table 2.1: Summary of degradation mechanisms and the estimated failure mode
dependence for HBT as proposed by HENDERSON.
2B-E=Base-Emitter
3B-C=Base-Collector
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An excellent overview is given by CHRISTIANSON [50]. The rst row shows the inuence of
the failure mechanism on the HBT-characteristics, which is detailed in 6. The degradation of the
base-contact due to metal migration or spiking can result in a short of either the B-E diode or the
B-C diode, because the base layer is very thin (in the range of 100 nm). This effect is schematically
shown in gure 2.7.
Base
Emitter
Collector
1. Metal migration at B−E interface
2. Additional B−C degradation
n −GaAs+
p −GaAs+ 100 nm
2.
1.
n−InGaP
n−GaAs
Figure 2.7: Schematic visualization of base-metal migration resulting in a BE-
short or in a BC-short.
The dominant failure mechanism for InP-HBT, which is identical to that for AlGaAs/GaAs
HBT, is the base-collector leakage current. In the case of AlGaAs/GaAs HBT this leakage current
results from implant isolation damages, in the case of InP-HBT it results from the narrowness of
the energy gap in the InGaAs collector. Figure 2.8 shows an overview on possible degradation
mechanisms with HBT and claries the importance of their separation.
@A@A@A@A@A@A@A@A@A@A@A@A@A@A@
@A@A@A@A@A@A@A@A@A@A@A@A@A@A@
B B B B B B B B B B B B B B B
B B B B B B B B B B B B B B B
2  mµ
Base stress induced
by C−doping Hydrogen
contamination
Point defect
creation
Metal migration
Electromigration
Dislocation glide
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2.2.4 Schottky-diode relevant degradation mechanisms
The investigated THz-Schottky diodes are representative for highest-frequency devices, which are
based on a Schottky contact (i.e. III/V-FET type, MESFET4, HEMT5). In case of MESFET and
HEMT, gate metal sinking is reported in [42, 51, 52], which results in a reduction of the distance
between gate metal and device channel and a change of the gate potential to a more negative value,
respectively. Electro-migration effects are reported in [53], being failure mechanisms comparable
to the Schottky contact degradation in this work.
In the case of Pt-GaAs Schottky diodes, table 2.2 shows the predominating interdiffusion ef-
fects at different stress temperatures and for different stress duration [54]. In this context, BRANDT
shows the evolution of Schottky diode parameters with different temperature stress levels using the
TLP-approach. There are three temperature regions with distinguishable degradation behavior:
1. for 0 ◦C < T < 150 ◦C an improvement of the ideality factor η (burn-in),
2. for 160 ◦C < T < 400 ◦C an increase of ideality factor η and saturation current, Isat ,
3. for temperatures T > 400 ◦C, device failure.
Temperature, T / ◦C Stress time, t / min Result from X-Ray diffractometry
200 5000 Pt and GaAs, no intermetallic phase6000 initial PtAs2 formation
250 60 signicant PtAs2 formation, no change in Pt-
seed cell
300
15 signicant GaPt3 formation, additionally GaPt
and PtAs2 detectable, modication of Pt mi-
crostructure
30 strong GaPt- and PtAs2 formation, no GaPt3 ex-
cept (111)
60-150 only week GaPt3 formation
240 PtAs2 and GaPt formation predominates, slight
GaPt3 super-lattice
300 only PtAs2 and GaPt formation
Table 2.2: Thermally activated interdiffusion effects observed with Schottky con-
tacts as proposed by MURARKA.
This is supported by GRÜB in [55] who reports a burn-in effect, in this case a slight reduction
of the ideality factor and series resistance, for Schottky diodes under electrical stress due to modi-
cations of the platinum morphology at the Schottky interface. The work of RODRIGUEZ shows the
formation of a variety of intermetallic phases and complex reactions at the metal semiconductor
interface during electrolytic Schottky contact formation [56]. This effect is comparable to the Ga
oxidization and out-diffusion, even trough SiO2, and the generation of excess As as it is reported
4MESFET=Metal Semiconductor Field Effect Transistor
5HEMT=High Electron Mobility Transistor
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for electrical and thermal stress in [5761]. Degradation by eld- and current-induced metal mi-
gration and contact melting at local hot-spots using electrical overstress is reported in [58,6264].
In addition to the interdiffusion effect, this work analyzes electrically excited degradation
mechanisms using the TLP-method with respect to the fabrication technology. According to the
schematic cross-section of a IHF-Schottky diode, TEM6 analysis after FIB7 preparation, cf. sec-
tion 6.5.6, reveals the following reliability relevant features and effects (which are partly exagger-
ated in gure 2.9). These effects are listed in the following and result either from technological
imperfection or from thermal/electrical stress.
Figure 2.9: Imperfections of the Schottky contact after formation due to fabrica-
tion technology.
1. Aspect ratio of the anode opening in comparison of SF6-plasma etching and CHF3-RIE8,
2. Contamination (residuals and redeposition products due to etching processes),
3. Radiation surface damages due to ion bombardment as a result of etching processes (e.g.
defects, dislocations),
4. Oxidation / amorphous semiconductor surface,
5. Modication of the chemical composition (stoichiometry) of the semiconductor surface
due to the fabrication process (Contamination, reaction / interdiffusion of metal/GaAs, out-
diffusion / formation of excess arsenic),
6. Pt/Au crystallization, cluster formation,
7. Degradation effects, e.g. interdiffusion at the metal/semiconductor interface (spiking,
8. Hydrogen desorption, elevated Si concentration at the junction.
6TEM=Transmission Electron Microscopy
7FIB=Focused Ion Beam
8RIE=Reactive Ion Etching
Chapter 3
Accelerated Reliability Analysis
The purpose of reliability analysis is the determination of lifetime reducing defect- and degrada-
tion mechanisms and a precise estimation of device lifetime. In the development phase of new
devices, technologists require a fast feedback from reliability investigations. In this sense, accel-
erated reliability tests are obligatory because semiconductor device lifetime can be in the range of
several years. It is evident that fast accelerated test methods abbreviate the time required for reach-
ing product maturity and allow shorter innovation cycles. The problem is the trade-off between
test acceleration and the seriousness of extracted lifetime data. Comparability must be ensured
between degradation/defect mechanisms under normal operating conditions and those excited by
accelerated tests [65].
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Figure 3.1: Defects and degradation mechanisms with semiconductor devices.
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Figure 3.1 schematically shows the dependence of possible degradation mechanisms from ther-
mal or electrical excitation. Generally, there is a sliding transition from pure electrical stress,
electro-thermal to thermal stress, which does not allow a strict separation. It must be mentioned,
that the industrial standard is set by the Arrhenius-based stress tests which use an elevated temper-
ature and DC-level as stress parameters for acceleration. Section 3.1 will discuss the limit of this
method, the advantages and the disadvantages. In comparison, section 3.2 describes the Transmis-
sion Line Pulse (TLP)-method which is based on elevated current density as acceleration parameter
without increased thermal stress.
The acceleration is usually based on a stress increase, which can be thermal, electrical, mechan-
ical or radiation stress depending on the application of the device. Section 3.1 and 3.2 concern the
accelerated electrical stress and compare the industrial standard method with an alternative test
methodology, the Transmission Line Pulse (TLP) method, for very fast acceleration. The required
electrical diagnostic tools are comparable for all accelerated stress methods and described in sec-
tion 3.4. The diagnostic section is essential for degradation monitoring and determination of the
defects occurring in the device. Section 3.3 shows the TLP-test approach as it is used for stress
tests with HBT and Schottky devices. Further, section 3.3.1 denotes the relevance of devices ther-
mal time constants and sections 3.3.2 and 3.3.3 explain the approaches for the excitement and
separation of different degradation mechanisms and the limits of its application.
3.1 Conventional Arrhenius-based accelerated method
Standard reliability tests are based on the Arrhenius law [26] and use temperature and DC as
acceleration parameters. An industrial standard specication for the reliability of semiconductors
is exemplary set with time to failure, t = 6000 h, at an increased temperature of T = 180 ◦C
and increased current density J = 80 kAcm2 . The Arrhenius approach allows the approximation of
lifetime by determining activation energies for different degradation mechanisms, cf. section 2.1.2
and 2.1.5. Semiconductor manufacturers usually give reliability data and failure probability for
their components in the respective data-sheet. These data are based on the test of several identical
samples with increased electrical and thermal stress and the extraction of the mean lifetime under
the different stress conditions. These results are extrapolated to the specied operating temperature
T0 using a modied form of the Arrhenius law, cf. equation 3.1.
TM(T0) = TM(T1) · e
EA
kT1
(
T1
T0
−1
)
(3.1)
This method has two main disadvantages. The rst is the long duration of the experiment (e.g.
a test time of 1000 hours, which is still shorter than lifetime under normal operating conditions) for
a conservative extrapolation. The second is the excitation of several degradation mechanisms with-
out the possibility to determine the dominating one. In other words, the effect with higher activa-
tion energy screens effects occurring at lower temperatures. Using this approach, dedicated stress
of device interfaces is not possible because power dissipation is high in the parasitic elements,
e.g. device periphery or substrate, due to its high thermal mass. With increased temperatures,
there is the risk of shifting the failure mechanism occurring under normal operating conditions to
a new one with higher activation energy, which was previously not effective. Another problem
is the change of material properties with temperature, which may result in strain-, diffusion- or
dislocation increase [65].
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The Arrhenius-based degradation models are always based on the parameters temperature and
time and do not consider temperature independent mechanisms, e.g. electrically induced mech-
anisms. Though the Arrhenius-based degradation modeling is widely accepted for lifetime pre-
diction there are many questions, which can not be answered for present-day complex electronic
components: How can different simultaneously occurring degradation mechanisms be separated?
How can one be sure that identical degradation mechanisms are excited with different tempera-
tures? How are the degradation mechanisms at higher temperatures related to those under operat-
ing conditions? The well-directed stress of device elements is the motivation for the application of
the TLP-method as detailed in the following sections.
3.2 Transmission line pulse method
The transmission-line pulse method (TLP) originates from ESD-testing approaches [66] using
cable-pulse generators for the generation of very short electrical pulses (historically, rst tests
with electrical pulses were based on Hg-switches). Actually, there are several competing electrical
stress approaches like the human-body model (HBM), the machine model (MM) the charged de-
vice model (CDM) and the very fast transmission line pulse method (VFTLP). The TLP-method
is based on transient electrical stress of devices beyond their specied operation conditions. First
approaches to this method were done by Dwyer and Franklin [51, 52, 63] in 1990 and Brandt [14]
in 2000. Franklin was limited by a minimum available pulse length tp,min = 500 ns and therefore
was not capable to apply electrical stress signicantly shorter than the devices thermal time con-
stant. Brandt proposed and introduced the application of the TLP-method in it’s current form and
rstly tested it for a directed excitation of degradation mechanisms, in this case, eld- and current
induced material transport mechanisms. With the latest developments, even a draft standard is
available from http://www.esda.org since 2004 [67].
This work describes the methodology of the TLP-method for the excitation of degradation and
ageing mechanisms comparable to those with Arrhenius-based methods and shows for the rst time
comparative measurement results. The advantage of the TLP-method is the very high acceleration
factor and the test exibility without the requirement of a climate chamber as it will be detailed in
section 3.3. The design of an automated measurement set-up, cf. section 3.4.1, allows automated
stress and analysis cycles on-wafer without re-contacting. The measurement set-up is designed
to allow on the one side high current/voltage state for the stress cycles with proper matching for
the electrical pulses, and, on the other side to perform high-precision measurements in the pA-
range. The employed pulse generator is a HP 8114A, which offers a minimum rise- and fall-time
of trise = t f all = 4 ns and a minimum pulse length tp,min = 8 ns.
The pulse voltage and current is limited by a maximum open source pulse voltage,
Up,max = 100 V and a maximum pulse current Ip,max = 2 A, respectively. Pulsed stress allows
to adjust various stress test parameters for exible testing and well directed excitation of defect
mechanisms, cf gure 3.2, which are:
 the pulse length, tp / ns,
 the pulse amplitude, Up / V
 the duty cycle, tpT0 ,
 pulses per test cycle, N.
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Figure 3.2: Basic approach for applying pulses to DUT.
This pulsed method is based on non-thermal acceleration of defect mechanisms. Therefore,
the pulse length is chosen signicantly shorter than any thermal time constant of the device [68].
Figure 3.3 schematically shows the applicable power as a function of the pulse length according to
the WUNSCH-BELL-approach as detailed in the following.
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Figure 3.3: Applicable electrical power P as a function of the pulse length tp fol-
lowing the WUNSCH-BELL-approach.
The diagram is divided into three parts, which are identied by
 the devices intrinsic time-constant τthj (e.g. the junction)
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 the peripheral time-constant τthp (e.g. air-bridge, contact metalization, substrate).
In fact, with this method, using electrical pulses with a pulse length tpulse < τthp , the thermal
power is completely dissipated in the junction as the periphery is unable to act as a heat sink.
The device is operated under adiabatic conditions. In this range the applicable power follows a
t
− 12
p -relation. Choosing a pulse-length smaller than the intrinsic time-constant, theoretically, any
thermal stress is excluded and only electrical degradation mechanisms are excited. The corre-
sponding range is characterized by a t−1p applicable power to pulse-length ratio. It is evident that
this method is also applicable for Arrhenius-based tests, if the pulse-length is chosen signicantly
larger than the devices outer thermal time constant and therefore device heating is possible and can
be calculated, cf. section 4.2.5. The excitement of different degradation mechanisms is explained
in the sections 3.3.2 and 3.3.3.
A long pause between two pulses ensures that consecutive pulses do not lead to an increase
in mean temperature. Corresponding experiments with Schottky devices are shown in 6.5.5. The
acceleration level depends on the current densities applied to the device during stress. The maxi-
mum acceleration factor is limited by coarse degradation, which shows a very sharp threshold for
its excitement for the tested devices, as shown in chapter 6.
In the framework of the Brite-Euram-project HERO’S, this limitation with HBT is found to be
the contact stability and the emitter ledge quality [14]. Deciencies are revealed for these parts of
the device by determining the threshold for this kind of degradation and resulted in an optimization
of the metalization and the emitter ledge, cf. section 2.2.3. These degradation mechanisms are not
directly relevant for lifetime but negatively inuence device performance. During experiments
it turned out that bad-performing devices also have a low lifetime. Measurement parameters are
varied for excitement of lifetime relevant mechanisms [48, 69] and to avoid coarse degradation.
The separation of degradation mechanisms is possible by adequate choice of stress parameters as
detailed above. The excitation parameters for degradation mechanisms using the TLP-method are
the following:
 the electrical power density, PD,
 the electric eld, E,
 the current density, J,
 for longer pulse length the temperature, T .
A further advantage of the TLP method is the additional information provided by the pulse
response which reveals device degradation or breakdown in real-time. Section 3.4 explains the
details of the respective measurement set-up and the required analysis instruments. The main dis-
advantage of the TLP method is the lack of reputation in industry because there is no experimental
TLP data available. In this sense, the TLP method has to compete with long established reliability
prediction methods. Section 3.3 explains the basic TLP test approach required for the excitation
of degradation mechanisms which are comparable to those from Arrhenius-based stress tests.
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3.3 TLP test approach
The TLP test approach consists of different parts as indicated by gure 3.4. Initially, a device
dependent stress type is dened for each kind of device (e.g. base-emitter-stress in the case of a
HBT in forward direction). This stress type is chosen adequate for the potential weak points of the
device (e.g. the hetero-interface). In case of the Schottky-diode, a stress of the junction in forward
direction allows an evaluation of the Schottky interface stability.
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Figure 3.4: TLP test approach for one- and two-port devices.
The next step is the extraction of the thermal time constant which allows the adjustment of the
pulse length, c.f. section 3.3.1. The further test approach is based on the knowledge of the well-
directed excitation of different degradation mechanisms by adjustment of the test parameters. The
target of the TLP test is the excitation of degradation mechanisms which also occur under normal
operation conditions and are comparable to those excited with Arrhenius-based stress tests. In
contrary to the Arrhenius-based stress, the TLP-method is based on electrical stress and thermal
stress is avoided as far as this is possible. This is ensured determining the thermal time constant of
the DUT as it is described in the following for one-port devices, e.g. Schottky diodes and two-port
devices, e.g. HBT, cf. section 3.3.1.
Secondly, the limit for the application of the TLP-method is set by the stress level for which
coarse degradation by current- or eld induced failure mechanisms occurs. Using the pulsed step
stress approach, c.f. section 3.3.2, a sharp threshold can be found at which devices fail. At this
stage, the stability of metal contacts is evaluated for high current densities and/or electric elds
and the responsible degradation or failure mechanisms are determined. With this knowledge, the
accelerated test starts keeping the stress level signicantly below the stress level, for which coarse
degradation is observed. This allows electrical ageing of the device with degradation comparable
to Arrhenius-based stress tests. Finally, after device degradation, the degradation mechanisms are
analyzed and their impact on device reliability and lifetime under normal operating conditions is
evaluated. Section 6.5.1 shows the TLP test approach for IHF THz-Schottky diodes and section
6.2 the one for HBT.
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3.3.1 Determination of thermal time constants
The thermal time constant characterizes the thermal properties of a device. The thermal conduc-
tances and capacitances depend on device geometry and the location of heat sinks. A thermal
equivalent circuit consists of thermal resistances Rth and thermal capacitances Cth, comparable to
an electrical equivalent circuit. Usually, these are separated into the intrinsic resistance Rthi and
capacitance Cthi and the peripheral resistance Rthp and capacitance Cthp [70]. The thermal time con-
stant forms to equation 3.2 and is a measure for the devices thermal time response after thermal
excitation. The devices intrinsic time constant τth,i is usually orders of magnitude smaller than
their peripheral time constant τth,p, as explained in section 3.2.
τth = Rth ·Cth (3.2)
The TLP test starts with the determination of the devices thermal time constants. This ensures
that the electrical pulse length tpulse is signicantly smaller than the devices intrinsic thermal time
constant τth,i for the following stress tests and the device is operated under adiabatic conditions.
Additionally, an analysis of the devices thermal characteristics is possible with the following ap-
proach.
The thermal time constant is extracted measuring the pulse-response Up(t) of pulses with a
pulse width tp = 500 ns . . .10 ms. The exponential decay or increase of Up(t) determines the
thermal time constant of the specic device, shown in chapter 6. Stationary operating conditions
are reached at the end of the pulse (for example Up(10 ms), i.e. Up(t → ∞)), which determines
the maximal temperature Tmax. The thermal resistance Rth is determined in combination with the
electrical power at the end of a pulse with sufcient pulse length (e.g. Pel(t = 10 ms)) to Rth = ∆TPel .
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Figure 3.5: Principal measurement set-up for the determination of the thermal
time constant for unipolar devices.
In the case of unipolar devices like TLM-structures and diodes the set-up for the extraction
of thermal time constants is as follows. A sequence of pulses with sufciently high amplitude,
sufcient pulse length and adequate duty cycle (e.g. Up = 80 V , tp = 20 µs, d = 1 : 1000) is
applied to the DUT in series with a resistance R  RDUT (e.g. R = 1000 Ω), which emulates a
current source. The voltage response is monitored using a digital oscilloscope (e.g. TEKTRONIX
TDS620A, bandwidth=500 Mhz) with active probe (TEKTRONIX P6205A, bandwidth=600 MHz)
and can be used for the extraction of the thermal time constant by tting it to analytic functions.
Figure 3.5 schematically shows this approach.
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In the case of two-port devices, e.g. a HBT, the thermal time constant is determined using the
principal measurement set-up detailed in gure 3.6.
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Figure 3.6: Principal measurement set-up for the determination of HBT thermal
time constants.
The thermal time constant of a diode- or transistor junction can be used to roughly estimate
the temperature in this region during the pulsed stress. Additionally the thermo-electrical coupling
factor has to be determined.
Figure 3.6 shows the measurement set-up which is modied device dependent for the extraction
of this constant: A collector voltage is applied to ensure that the bigger portion of the heating
current results from the collector current. This is necessary to avoid heating of the base series
resistance, which leads to a second thermal time constant. The external base resistor has to be
higher than the dynamic resistance of the base emitter diode in the chosen bias point to measure
the change in the base-emitter voltage more sensitively. Besides, the higher external base resistor
can be used to adjust the base current more precisely. A thermal time constant of the junction has
be determined for the RF-HBT to be about 1µs, as detailed in chapter 6.
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3.3.2 Excitation of field and current induced degradation mechanisms
The approach for the excitation of eld and current induced degradation mechanisms using elec-
trical overstress, cf. section 2.2.2, is called in the following pulsed-step stress test. This name
already indicates the basic procedure as it is introduced in [14]. The electric eld and the current
density are a function of the pulse voltage amplitude. A step-wise increase of the pulse volt-
age with subsequent analysis of characteristic parameters, cf. section 4.2.3 and 4.1.2, allows a
precise determination of the threshold for these degradation mechanisms, which is schematically
shown in gure 3.7. The real-time pulse-response additionally allows the extraction of the volt-
age at the DUT and the current for the extraction of dissipated power and the calculation of the
current density. The extraction of the acceleration factor is done using the approach described in
section 2.1.5 using the measured current-densities and extracted junction temperatures. BRANDT
already showed respective results and compared them to Arrhenius-based stress tests [54, 55, 61].
The disadvantage of this approach is the lack of information about the device degradation history.
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Figure 3.7: Pulsed step-stress test approach.
3.3.3 Excitation of diffusion and ageing processes
Up to now, there was no methodology available for the excitation of diffusion or ageing processes,
cf. section 2.2.1, using pulsed electrical stress. Thus, this work concentrates on the development
and the verication of such a procedure. The solution to this problem is the application of a set of
pulses N with linerarily or logarithmically spaced analysis cycles. The logarithmic increase of the
pulse number emerged to be the optimal approach for the excitement of device degradation without
loosing information about the degradation history. Mathematically, this approach is justied in
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section 2.1.1, which allows the denition of a safety margin for coarse degradation. The main
parameter for the excitation of diffusion or material ageing processes is the number of pulses N
in combination with the duty cycle tpulseT . A modication of these parameters allows a sliding
transition between pure electrical and coupled thermo-electrical excitation of diffusion and ageing
processes, cf. results for Schottky devices in section 6.5.5. The pulse-voltage amplitude is set to
a value signicantly below the extracted threshold for coarse degradation by eld- and current-
induced degradation as described in section 3.3.2. The main advantage of this approach is the
monitoring of the device degradation history as a function of the number of applied pulses.
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Figure 3.8: Application of pulse sequences for the excitation of electrical ageing
and degradation.
3.4 Diagnostics
The main task of the diagnostic section is the description of the realized measurement set-up, cf.
section 3.4.1, which allows TLP-stress and analysis cycles without manually re-contacting the
device for a constant, reproducible test environment with respect to contact resistance. Devices are
characterized by measurements of electrical parameters which are either extracted from IV-, CV-
or noise measurements and may slightly change by re-contacting. This is not acceptable because
device degradation is monitored as the change of these characteristic parameters as a function of
time or the number of pulses. Usually, the change of device parameters is in the range of only few
percent in the case of degradation and should not be inuenced by other factors. In the case of
whisker-contacted Schottky diodes, re-contacting is even not possible because it is un-probable to
contact the same diode in a honeycomb array twice due to their small anode diameter (da = 0.8 µm).
The relevant parameters and their extraction from measurements is shown in the subsections 3.4.4,
3.4.5 and 3.4.6. In the case of the Arrhenius-based accelerated tests, these measurements are
performed only once a day even manually and do not necessarily require any automation. For the
TLP-method, the stress- and analysis cycles are much shorter with increasing acceleration of the
 . ACCELERATED RELIABILITY ANALYSIS
ageing tests. In consequence, automation of the set-up is necessary for detailed analysis of the
degradation behavior as shown in section 3.4.1.
3.4.1 Automated measurement setup
The automated measurement setup is realized based on the concept presented in [14,71]. The main
feature is the capability of automated stress and analysis cycles on-wafer level. The respective
work is separated into the development of the software section based on Labview of NATIONAL
INSTRUMENTS and the hardware design and realization part. The challenge for the automation
consists in the connection of sensitive measurement instruments with diverse requirements (e.g.
IV-,CV-measurements) on the one side and current or voltage pulse sources with high output levels
and real-time pulse-response monitoring on the other side. The solution is the development of a
switching matrix and a probe head providing a proper connection of a device to each instrument
for the respective task (e.g. pulsed stress, IV-analysis), resulting in a measurement setup shown in
gure 3.9.
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Figure 3.9: Principal measurement setup.
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The software development is based on the graphical programming interface of LABVIEW 5.0.
The programming is performed in a modular way as far as this is possible using LABVIEW. The
interface to the instruments is the HP-IB bus, the matrix-switch and the probe-heads are controlled
by a NATIONAL INSTRUMENTS PCI-card, which also allows AD-conversion. Originally, this fea-
ture was foreseen for the analysis of the 1/f-noise in combination with ultra-low-noise ampliers
(ULNA) in the probe-heads developed at the TECHNISCHE UNIVERSITÄT CHEMNITZ. Unfortu-
nately, there are some limitations for this application. Firstly, the ULNA’s require a settling time of
at least 3 minutes and secondly, the dynamic range of the AD-conversion section is not sufcient.
Due to these limitations mainly the switching capabilities of the probe-heads are used.
3.4.2 TUC ULNA
The probe-head design attacks a number of issues in one box. Firstly, a voltage divider for voltage
measurements and a 1 Ω resistor for current measurement are located directly next to the micro-
strip line (semi-rigid cable RG-58). By this, the series inductance responsible for system oscillation
is efciently reduced. The connection lines for the I/V and C/V measurement, as well as those for
the ULNA are shielded. This improves the dynamic range of the I/V measurement and reduces
leakage currents, due to the instrument’s canceling facility. In the case of C/V measurements, the
effect is even more pronounced, such that only by introducing these lines it is possible to measure
capacitance values down to several fF with an accuracy of approximately 0.1 f F . The simplied
schematic diagram of the circuit with this functionality is sketched in 3.10
3.4.3 Switching matrix
The switching matrix is specially developed for the application of the TLP-method in combina-
tion with the required measurement instruments for device analysis. It performs on the one side
adequate coupling of the pulse generator to the device and features the capability of real-time
pulse-response measurements isolating the very sensitive measurement instruments at the same
time. The switching matrix is realized with three printed circuit boards for the control of the dif-
ferent switching sections by a NATIONAL INSTRUMENTS DA/AD1 PC controller card. The rst
board controls the IV/CV switching section with the integrated switches2. The second one is the
coaxial switch driver board for the control of the SR-2 Min-H coaxial switches3. The third board
controls the single pole 5 throw, 5 times coaxial switch4.
The complete RF section employs asymmetrically grounded SMA-compatible interconnec-
tions and is designed for a frequency range up to 18 GHz for network analyzer measurements. The
probe interface is formed by two PICOPROBE Model 40A coplanar probes which are connected to
the TUC probe head. The two outputs of the probe head can be switched to the different measure-
ment channels by two SP5T1 coaxial relays. The pulse generator can be connected either to the left
or to the right coplanar probe for a exible selection of stressing procedures. In the case of transis-
tors, switching between B-E stress and C-E stress during the reliability tests requires this feature.
Especially the entire coaxial interconnections are of great importance for the pulse response mea-
surement and for the avoidance of device/system oscillation. The IV/CV section of the switching
matrix is demonstrated in gure 3.11. For the IV measurement, a ground-free conguration of the
1DA/AD=Digital Analog/Analog Digital
2OMRON
3RLC ELECTRONICS (MT Kisko New York)
4HP 8768 K, SP5T
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Figure 3.10: Schematic representation TUC probe-head.
probes has to be provided. The potential grounding conict of the coplanar probes was avoided by
the adequate design of the integrated TUC probe head.
An additional relay circuitry is included into the switching matrix (right part of Figure 3.11)
in order to avoid potential grounding conicts between IV- and CV measurement. The outer con-
ductors of the IV-parameter analyzer have to be kept ground-free, whereas the CV measurement
requires asymmetrically grounded terminals. Nevertheless, the measurement cables require shield-
ing in order to avoid device oscillation and electromagnetic interference. Therefore coaxial relays
are used to switch between IV- and CV measurement programs and the ground connection is only
established during CV measurements. In case of transistors, B-E diode, B-C diode and C-E char-
acteristics can be independently measured without any re-contacting. For the IV measurement,
this exibility is achieved by programming the semiconductor parameter analyzer via the control
software.
By employing this new hardware, fully automated HBT testing procedures with automatic
measurement data acquisition are possible. Gummel-plot, output characteristics and both diode
characteristics of the transistor are measured without any re-contacting during HBT stressing.
A very accurate real-time pulse response measurement is achieved for pulse current and for
pulse voltage. pulsed stressing and monitoring is applicable down to a pulse width of tp = 30 ns.
The voltage monitor shows a rise time of tr = 8 ns, which is in the range of the rise time of the HP
8114A pulse generator tr = 4 ns, whereas the current monitor exhibits a greater value of tr = 10 ns
.. DIAGNOSTICS 
TUC
Integrated
Probe−head
LO
HI
LO
left floating
probe terminal
right floating
prbe terminal
IVSMU1
IVSMU2
IVSMU3
IVSMU4
Floating Terminals
CV LOCV HI Grounded
Terminals
SR2 MNH
Coaxial Switch
Probe
Left
Probe
Right
HI
Figure 3.11: Schematic representation of the IV/CV-switch.
because of the inuence of a parasitic inductances. A measured pulse response (tp = 100 ns) for a
collector TLM structure from TH-LCR (RMS 1146) process is presented in gure 3.12.
The sample resistance is approximately R = 20 Ω which can also be calculated from the steady
state pulse voltage and pulse current. It has to be notied, that the pulse response was not mea-
sured for 50 Ω termination, but on-wafer during an experiment with a collector TLM (R = 20 Ω)
including all test equipment, sample impedance mismatch and transmission lines of approximately
l = 15 cm length with respective inductance. Nevertheless, the measurement result is very accu-
rate and reproducible. An even improved pulse response measurement is achieved if the sample
impedance is close to 50 Ω as reection problems will be avoided. The cable reections are iden-
tied in the range of t = 0 . . .40 ns of pulse duration.
The pulse current monitor is a very important improvement in the test bench: Beforehand only
a direct extraction of the pulse voltage was possible and the current had to be calculated from the
internal resistance of the pulse generator which induces signicant measurement errors caused by
any series impedance. From the pulse current and pulse voltage, the electrical power transmitted
to the DUT, the large signal device characteristics and the thermal properties of the device can
be extracted with good accuracy. The characteristic patterns of the pulse response enable a direct
analysis of the device stability and reliability. Even a non-destructive prediction of the degradation
threshold is possible.
Acquisition and processing of the pulse response during the stressing cycle has been automated
in order to obtain data series for reliability and thermal characterization. The control software un-
der LABVIEW 5.0 is further improved and offers duration test facilities and a exible adjustment
of measurement procedures. Measurement data can be extracted to a spreadsheet ASCII le for-
mat which is directly applicable for any data post processing, especially in co-operation with other
partners. The improved set-up is tested, characterized and calibrated for all measurement channels,
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Figure 3.12: Example of the pulse response of a collector TLM.
including 1/f noise measurement. The 1/f noise amplier delivered by TUC exhibits a signicantly
improved noise performance in comparison with the formerly used amplier but the settling time
is to long for application with accelerated stress tests.
3.4.4 IV-measurements
The analysis of the current-voltage relation turned out to be a very effective tool for the detection
of device degradation. The IV-measurements are used for the extraction of device characterizing
parameters, which sensitively indicate any degradation. In the case of TLM-structures, this param-
eter is the resistance R, for HBT the current gain β, cf. section 4.1.2 and for Schottky diodes the
ideality factor η, cf. section 4.2.3. A HP 4145B parameter analyzer allows the measurement of
currents down to the pico-Ampere range.
3.4.5 CV-measurements
CV-measurements provide information about the doping prole in diode-like interfaces and are
used for the detection of dopant diffusion.
3.4.6 1/f-noise measurements
One possibility for the investigation of crystal quality is the measurement of 1/f-noise [72]. 1/f-
noise is a very sensitive parameter for the degradation of a device by electro-migration.
Chapter 4
Compound Semiconductors
The basic advantage of compound semiconductors compared to silicon is the ability to form a wide
variety of interfaces between material systems with similar lattice constants but different energy
gaps (bandgap engineering) [73]. This additional degree of freedom resulted in heterostructure
devices, e.g. high electron mobility transistor (HEMT), hetero-barrier varactor (HBV), or hetero
bipolar transistor (HBT). A further advantage is the high electron mobility (and therefore short
electron transit time), which leads to higher maximum operation frequencies. Some of those com-
pound semiconductors are suitable for operation at higher temperatures in high-voltage applica-
tions due to the higher bandgap and high-current applications because of higher thermal resistance.
This is especially valid for the wide bandgap semiconductors e.g. GaN, which are supposed to be
the basis for future high power applications. From the technological point of view, parasitic effects
are reduced and integration with other elements is facilitated using semi-insulating substrate mate-
rials. The disadvantage is the lack of a high-quality native oxide on the surface of the III/V-system,
which necessitates an additional process step, the passivation of a surface e.g. with silicon oxide.
Further, the silicon technology is more simple and mature than the III/V-technology making silicon
the rst choice for digital circuits.
Nevertheless, compound semiconductors are still the only option for real analog high frequency
applications [74, 75]. In contrary to digital circuitry, the integration density for RF-circuits is
mainly determined by their peripheral passive circuitry (e.g for matching) and does not follow
MOORE’S law. The electric properties of III/V devices result either from metal-semiconductor
interfaces (Schottky-diode, MESFET) and their lateral dimensions, compare section 4.2, or from
semiconductor-semiconductor interfaces (HBT), cf. section 4.1. Latest research efforts for the gen-
eration of THz signals concern the low-temperature growth of GaAs, which acts as a photo-sensor
in combination with mixed optical laser signals with a mixing frequency in the THz range. The
following sections describe the technological and mathematical background of the IHF-Schottky
diode and the investigated HBT, which are representatives for state of the art European device and
technology research. This background is obligatory for the extraction of degradation indicators
from measurements and for the reliability analysis of these devices as shown in chapter 6.
4.1 The Heterostructure-Bipolar-Transistor
The theoretical operation principle of heterostructure bipolar transistors (HBT) has already been
postulated by SCHOTTKY and then by HERBERT KROEMER in 1957. Nevertheless, it took over
20 years up to the technological realization of the rst III/V-materials based HBT. The basic advan-
tages of III/V-HBT are their high cutoff frequency, the low phase noise, the very linear behavior
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and the good power efciency. This recommends HBT for RF applications like oscillators or linear
ampliers. Despite their good RF-characteristics, there was a lack of reliability because several
reliability and power dissipation problems were not satisfactorily solved. One limiting factor for
lifetime evaluation with InGaP-HBT was the long time required to promote failures in the de-
vice [12]. In the framework of the HERO’S-project, the rst reliable European HBT process is
established. A combination of several technological optimization steps increased reliability and
efciency (e.g. carbon as dopant, an additional ledge-passivation, heat sink optimization, contact
optimization, cf. section 2.2.3) but always are a compromise between the different requirements.
From the technological point of view, the most important innovative step was the replacement of
the formerly AlGaAs/GaAs HBT by carbon-doped InGaP/GaAs-HBT [33, 44, 46]. From the re-
liability point of view, the HBT is a suitable candidate for the application of the TLP-method, as
these devices are reported to be prone to electrical eld- and current induced degradation mecha-
nisms [4850].
4.1.1 Application Areas
Devices with a hetero-interface usually are characterized by better RF-capabilities( fT and fmax)
and low noise gures. HEMT, for example, are used for low-noise ampliers in MMIC for auto-
motive and radar applications. GaAs HBT have a high amplication, a high power density, a high
power added efciency (PAE) and the same good matching properties as bipolar transistors. Con-
cerning RF-properties and breakdown-voltage III/V-HBT are superior to the mature SiGe-HBT
technology.
InGaP/GaAs HBT already have a strong impact on telecommunication applications develop-
ment as linear ampliers of oscillators (e.g. high-efciency ampliers in mobile telephone systems,
as millimeter- and microwave power amplier for satellite systems, x-band radar or as laser drivers
in light-wave communication, e.g. OC-162).
The InGaP/GaAs HBT RF-properties are enhanced in comparison to the GaAs HBT due to
better material properties. The lower conduction band discontinuity and higher valence band dis-
continuity results in high electron injection ratio and allows low-current operation. Besides, they
offer lower 1/f-noise and better temperature stability of the current gain [12, 50, 76].
4.1.2 Basics
This section gives an introduction in HBT theory. This is relevant for proper understanding of the
challenges with the investigated devices and the denition of the degradation indication parameters
used in chapter 6. Additional fundamentals on HBT including DHBT1 and graded heterojuntions
are detailed by LIU in [39]. The following paragraphs describe SHBT2, which are HBT with an
abrupt hetero-junction for the base-emitter interface while the base-collector interface is homo-
junction.
The Hetero-interface
With the B-E hetero-interface, the reduction of the base-layer width is facilitated to allow, under
normal operating conditions, the injected electrons from the emitter to diffuse quickly through
the base without being recombined. This results in a reduction of the base-transit time and an
1DHBT=Double HBT
2SHBT=Single HBT
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increase of device speed. At the reverse-biased base-collector junction, the high electric eld
drives the electrons across the collector. HBT have one additional degree of freedom for transistor
design in comparison to BJT requiring NE > NB for IC > IB for reduction of B-E backward hole
injection. A high base-doping reduces the base resistance and therefore increases the power gain.
At the same time, low emitter doping reduces the base-emitter junction capacitance. With HBT, the
backward-injection of holes from the base into the emitter is reduced, because the holes experience
a larger energy barrier (∆EV ) than the electrons (∆EC). Consequently, the base doping can exceed
the emitter doping without affecting transistor performance. The hetero-interface is realized at
the Base-Emitter interface using AlGaAs/GaAs, InGaP/GaAs or InGaP/InP material transitions.
The material with higher bandgap, i.e. for example Al0.35Ga0.65As (Eg = 1.8 eV ) or In0.5Ga0.5P
(Eg = eV ), is on the emitter-side while the material with smaller bandgap, GaAs (Eg = 1.424 eV ) or
InP (Eg = 1.34 eV ), is on the base-side. A detailed review on material properties band parameters
of III-V semiconductors is given in [77]. Figure 4.1 shows a band diagram of an abrupt HBT with
an AlGaAs/GaAs base-emitter hetero-interface.
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Figure 4.1: Band diagram of an abrupt HBT with an AlGaAs/GaAs base-emitter
hetero-interface.
The development of the hetero-interface is the technological challenge for HBT, directly fol-
lowed by the realization of reliable contacts on the base, emitter and collector-layers. In the case of
the hetero-interface reliability relevant parameters are the base-doping and the surface properties
of the different layers. The contact stability is important because the contacts are exposed to high
temperatures, current densities and electric elds.
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HBT currents
Measurements of HBT DC-currents give insight into many transistor properties. One can exem-
plary detect base-dopant irregularities (e.g. growth problems) or the removal of the base surface
passivation ledge by measuring the DC gain, β. A correct understanding of β requires knowledge
on the different components contributing to the base- and the collector current. Under forward
bias, electrons are forward-injected from the emitter into the base and a comparably low number
of base holes is back-injected from the base into the emitter region, resulting in the current IBp.
Without electric eld at the base, these electrons diffuse through the base to the collector. Every
electron, which is not collected on the collector side contributing to IC but therefore recombines
in the base, requires a hole from the base contact for the recombination event. These holes are
the main contribution to the base current IB, which is separated into four parts depending on the
location for recombination, which are:
1. Surface recombination current in the exposed extrinsic base, IB,sur f ,
2. Interface recombination current at the base contact, IB,cont ,
3. Bulk recombination current in the base region, IB,bulk,
4. Space-charge recombination in the B-E space-charge region, IB,SCR.
The surface recombination current, IB,sur f , results from the high surface recombination velocity
of GaAs (≈ 1 ·106cm/s). Without passivation measures, minority carriers injected from the emitter
recombine with base majority carriers at the surfaces. This current is proportional to the emitter
periphery and is a major contribution to the recombination current for small devices with large
perimeter-to-area ratio [39]. The InGaAs surface recombination velocity (≈ 1 · 103cm/s) is rela-
tively small resulting in negligible contribution to the base recombination current for InGaP/GaAs
devices. The interface recombination current at the base contact, IB,cont , results from the surface
recombination velocity of a metal-semiconductor interface (≈ 2 · 107 cm/s). The contribution to
the recombination current is smaller compared to IB,sur f because the excess carrier concentration
decreases with increasing distance of the contact from the intrinsic base. For a large base-emitter
contact separation, this contribution is IB,cont = 0.
DC Current gain
The current gain β is the relation between the collector current and the base current dened by
equation 4.1.
β = IC
IB
(4.1)
The emitter current is the addition of the base and the collector current, cf. equation 4.2.
IE = IC + IB (4.2)
The relation between the collector current and the emitter current is dened by equation 4.3.
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α =
IC
IE
(4.3)
With this the current amplication factor is dened as 4.4.
α =
β
β+1 (4.4)
For modern HBT, β is in the range between 40 . . .120, which results in α ≈ 1. This results in
equation 4.5. This assumption does not hold for degraded devices, if the emitter current increases
and becomes even higher than the collector current due to an increased base current. For this
reason, the current amplication factors are a sensitive measure for the detection of device degra-
dation with HBT as shown in chapter 6. Any degradation results in a decrease of α(t) < α(t0).
The base currents before and after ageing for the same collector current are expressed following
equation 4.6
IC ≈ IE (4.5)
IB(t)
IB(t0)
=
α(t0)
α(t)
(4.6)
The currents are measured either separately for the B-E or B-C diode or using the Gummel-
plot3. A measured Gummel-plot is shown in gure 4.2, the current gain β can be directly extracted
from this measurement.
The current voltage dependence for HBT is described using the Ebers-Moll model [78] fol-
lowing equation 4.7. The t of measurements of the B-E or BC diode allows the extraction of
characteristic parameters and degradation monitoring for device parts.
IB = IS · e
UBE
η·keT (4.7)
with
IS = saturation current
k = Boltzmann constant
T = absolute temperature
η = ideality factor
UBE = base-emitter voltage
Figure 4.3 shows the output characteristics of an EPI 3302 HBT, which is measured with the
automated measurement set-up after integration of proper matching termination.
3The Gummel-plot visualizes base current, IB, and collector current, IC, vs. collector-emitter voltage, UCE , for
UBC = 0
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Figure 4.2: Measured Gummel-plot of a EPI 3302 Censa 10 HBT.
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Figure 4.3: Output characteristics of a EPI 3302 C124D HBT measured with the
automated measurement system.
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4.1.3 Device geometry and technology
The investigated hetero bipolar transistors are based on a MOVPE4-grown InGaP/GaAs hetero-
interface. They are fabricated by THALES5 and IQE6 in the framework of the HERO’S-project.
In addition to the advantages of the AlGaAs/GaAs hetero-interface, this material system offers
high etching selectivity of InGaP versus GaAs, a high valence band offset, ∆EV = 0.24 . . .0.35 eV
in combination with relatively small conduction band offset, ∆EC = 0.03 . . .0.22 eV . The base-
dopant is Carbon, which is known for its low diffusivity and responsible for lattice shrinkage,
in combination with In-codoping for lattice strain relaxation. The base surface is covered by a
passivating InGaP-layer (ledge-passivation) for suppression of leakage currents across the 2µm
ledge. The contact systems are non-alloyed Ti/Pt/Au for the base contact and alloyed AuGe/Ni/Au
for the collector- and emitter contact optimized in view of reliability. The emitter ngers are 2µm
x 40µm7
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Figure 4.4: Principal structure of a InGaP/GaAs HBT.
4MOVPE=Metal-Organic Vapor Phase Epitaxy
5formerly: THOMSON LCR
6formerly: EPI
7Details on wafer structure on request
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4.2 The IHF THz-Schottky diode
The Schottky diode is reported as the device of choice for uncooled mixer systems operating at
THz-frequencies. There are research efforts on this topic in several international research institutes
(Virginia, JET PROPULSION LABORATORIES, CHALMERS, NMRC, IHF TUD, Lille) now for
more than ten years, starting with the development of whisker-contacted Schottky diodes, which
were integrated in the rst radiometers. This research resulted in a stable fabrication process of
planar diodes and respective integrated circuits in one case (VDI Virginia Diodes Incorporated).
The next step, the integration with lter structures and the development of mixer arrays is only
possible if the fabrication process of single devices is stable and the fabrication yield is high.
This work contributes to the research efforts pursued at the TECHNISCHE UNIVERISTÄT DARM-
STADT and resulted last year in European state of the art Schottky devices [79]. In the last two
years, there was a breakthrough in the production of planar Schottky diodes, schematically shown
in gure 4.5, with respect to the quality of fabricated Schottky interfaces, the diodes RF-properties
and the fabrication yield. This development is the consequence of a variety research topics inves-
tigated at the IHF in the last decade [13, 21, 36, 56, 80], which mainly concerned the stability of
metal/semiconductor interfaces and the optimization of the SiON-passivation layer.
SiOx layer Epi−layerGaAs−layer
Seed−layer
Pillars
AlGaAs−layer
GaAs−substrate
Backside ohmic contact
Figure 4.5: Basic structure of a quasi-vertical planar Schottky diode.
Figure 4.5 shows a schematic visualization of the actual diode. One can separate the challenges
into technological challenges with respect to the mesa (i.e. epi-layer, Schottky-contact, passiva-
tion) and RF design challenges. A proper understanding of device physics, cf. section 4.2.3, a
systematic investigation of the potential process weaknesses, the introduction of a process control
system, cf. chapter 5 and the optimization of the critical process steps are the basis for this re-
sult [8082]. Finally, the contribution of COJOCARI to the technology optimization with respect
to noise properties and DC-characteristics is a prerequisite for this development [8386]. Besides
these technological challenges, the improvement of the high-frequency capabilities is a result of
this work enabling these devices to operate at frequencies up to 1 THz.
In comparison to the KASIMIR-design of SIMON and LIN [22,23], the new IHF Schottky diode
design presented in this work, cf. gure 4.6, is optimized in view of the parasitic capacitance Cp
improving RF capabilities. The respective mask set includes additional process control structures
for the identication of potential process weaknesses, as described in chapter 5. With this new
diode design, the parasitic capacitance is reduced and therefore comparable to VDI-diodes. The
reduction of the parasitic capacitance is mainly achieved by following measures:
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 a decrease of the pad size,
 an increase of the distance between anode pad and ohmic backside contact,
 a reduction of ohmic backside contact dimensions.
The actual diodes are suitable for the integration with waveguide mixer blocks e.g. for hetero-
dyne receivers. They are characterized by the electrical parameters detailed in table 4.1. These
devices comply with industrial requirements shown in table 1.2. At this stage, the most critical
parameter is the parasitic capacitance which requires further reduction.
Electrical parameter Symbol Value
Series resistance Rs 5 . . .9 Ω
Ideality factor η 1.18 . . .1.2
Junction capacitance C j 1 f F
Parasitic capacitance Cp 8 . . .9 f F
Noise temperature Tnoise 280 . . .320 K
Table 4.1: Electrical parameters of the actual IHF THz-Schottky diode.
The specialty of the IHF THz-Schottky diode is the quasi-vertical design approach in combina-
tion with the electrolytic deposition of the Pt-contact. The advantage of this approach is the vertical
current ow through the junction, the excellent noise properties and the good heat sink capabilities
of the ohmic backside contact. Further on, this design allows the technology transfer from the
whisker-contacted device technology (including the electrolytic deposition of the Schottky con-
tact) to the planar device technology using "dummy"-anode arrays, cf. section 5.1. This allows
the optimization of process steps using cheap and easy to fabricate whisker-contacted diodes and
a subsequent transfer to the planar device technology, since the junction properties with respect to
formation and reliability are similar. The disadvantage of this approach is a complex air-bridge
technology with additional technological challenges and the requirement of an additional backside
process in comparison to lateral diodes.
The following sections give a short overview on device composition and dimensions and pro-
vide the mathematical background of device physics, which is necessary for the correct modeling
(refer to section 4.2.4) and analysis of the device and the extraction of device parameters, e.g.
ideality factor, junction capacitance, parasitic capacitance or junction temperature.
4.2.1 Application areas for THz-Schottky diodes
The THz frequency region gains increasing interest in the public opinion as a growing number of
applications arises in the following elds [87]:
 environmental engineering (e.g. atmospheric observation),
 bio- and medical engineering (e.g. detection of skin cancer),
 security applications (e.g. as a replacement for x-rays).
 . COMPOUND SEMICONDUCTORS
Figure 4.6: Basic layout of the planar IHF THz-Schottky diode, all dimensions
are in µm.
The Schottky diode is nowadays the only non-cryogenic device which is able to operate at
highest frequencies. The Schottky-diode is used as the non-linear element in mixer- and multiplier
systems. The tested IHF planar Schottky diodes are developed in the framework of several ESA-
projects for atmosphere observation.
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4.2.2 Structure and equivalent circuit of the realized planar Schottky diodes
A Schottky contact can be described as a resistive hetero-junction of metal and semiconductor with
rectifying non-linear characteristics similar to an one-sided abrupt pn-diode [88]. The Schottky in-
terface mainly determines device quality in the case of the IHF THz-Schottky-diodes. The current
transport is governed by carrier majorities resulting in high drift velocities and short recombination
times in comparison to carrier minorities. This enables these devices to operate at highest frequen-
cies. Usually, only n-type semiconductors are used for the realization of high-frequency Schottky
devices because electron mobility is signicantly higher than the mobility of holes. Figure 4.7a)
shows the principle structure of a whisker-contacted diode and the intrinsic part of a quasi-vertical
planar Schottky diode.
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Figure 4.7: a) Principle structure of a Schottkydiode, b) Equivalent circuit of a
Schottkydiode.
The planar diode is separated into its intrinsic part, the metal-semiconductor junction, which
is described in section 4.2.3, and the peripheral equivalent circuit, modeling substrate and contact
resistances as well as parasitic capacitances and inductances. The intrinsic part mainly determines
the IV-characteristic while the periphery inuences the high-frequency behavior. In this context, a
reduction of peripheral parasitics is mandatory to allow operation at THz-frequencies. The large-
signal model of the planar diode is shown in section 4.2.4 according to the analytic equations,
shown in section 4.2.3. The model is validated using RF-measurements up to 110 GHz at different
bias currents. The current crowding at the walls, as shown in gure 4.7a), determines the substrate
resistance for high-frequency operation (see section 4.2.3).
The whisker-contacted and planar THz-Schottky diodes, realized at the IHF, consist of a cir-
cular platinum-anode with radius ra, an epitaxially grown GaAs-layer with doping concentration
nepi and epi-layer thickness depi, the GaAs-substrate with doping concentration nsub and substrate
thickness dsub and, nally, the ohmic backside contact, which is characterized by its area Acontact
and its specic contact resistance ρcontact . Figure 4.7b) shows the basic equivalent circuit as it
 . COMPOUND SEMICONDUCTORS
is used for simulations with whisker-contacted and planar diodes. The non-linear depletion-layer
resistance R j and the corresponding junction capacitance C j are a function of the depletion layer
width. The series inductance LS and the series resistance RS are a function of diode geometry
and technological realization of the diode periphery. The parasitic capacitance Cp depends on the
one side on the technological realization of the diode and on the other side on the contact dimen-
sions and packaging. The junction capacity ranges from C j = 1 f F for whisker-contacted mixer
diodes to C j = 10 . . .15 f F in the case of varactor diodes. The parasitic capacitance is extracted
to Cp = 8 . . .10 f F in the case of discrete planar mixer or varactor diodes on GaAs substrate,
as schematically shown in gure 4.5. Basic investigations for these devices and their technol-
ogy development have been performed by SIMON and LIN [2123, 55]. The modeling of device
parameters, which is mandatory for the large-signal model, is detailed in section 4.2.3.
4.2.3 Physical model for the equivalent circuit
At a metal-semiconductor interface, there is an exchange of free charge carriers due to the dif-
ference between the metal work-function ΦM and the semiconductor electron afnity χH . Charge
carriers are relocated from the semiconductor to the metal face by tunneling processes or thermic
excitation until a thermodynamic equilibrium is attained and Fermi levels are equalized. This re-
sults in the formation of a depletion layer in the semiconductor and a negative surface charge on
the metal. The stationary xed charges result in an electrostatic eld and the Schottky barrier ΦB is
formed following the thermionic emission model, equation 4.8, if an ideal interface between both
components is assumed. Following the Schottky-Mott-model [89], the band diagram of a metal
semiconductor interface is described by gure 4.8.
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ΦB = ΦM−χH (4.8)
Technological constraints result in a imperfect metal-semiconductor interface and therefore
invalidate the SCHOTTKY-MOTT theory. For realized devices, the Schottky barrier is almost in-
sensitive to the metal work-function and mainly depends on surface energy states in the forbidden
band. These surface states are due to interruptions of the perfect crystal periodicity (e.g. due to
interdiffusion) resulting in broken covalent bonds (dangling bonds), cf. section 2.2.2, which are
almost saturated below EF .
The BARDEEN model, in contrary, takes the Fermi-level pinning into account and models
the barrier height following equation 4.9 [23, 90]. Additionally, the Schottky-effect is taken into
account, if an electric eld is applied. This effect describes a lowering ∆Φ of the effective barrier Φ′
due to electrons in the space charge region and an equivalent positive image charges at the metal.
The respective band diagram is shown in gure 4.9. This effect is well-known for III/V based
Schottky devices and is also observed for the IHF-Schottky devices under investigation (chapter 6
shows a TEM image of such a non-perfect Schottky interface and illustrates the requirement for
the application of this model).
Φ′B =
EG
e
−Φ0 (4.9)
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Figure 4.9: Band diagram of a metal/ n-semiconductor Schottky contact with
Fermi-level pinning and Schottky barrier lowering, ∆Φ (BARDEEN-
model).
This nally results in a current-voltage dependence (IV-characteristics), which is exemplarily
shown for a planar IHF Schottky diode in gure 4.10. This gure shows the IV-characteristic in
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semi-logarithmic scale and several deviations from the ideal behavior are evident. These deviations
affect the ideality factor η > 1 due to technological imperfections, the leakage currents, the series
resistance RS and a shift in the saturation current Is.
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The experimental extraction of non-ideal diode parameters is performed following the approach
proposed in [91]. Rs is extracted from DC.measurements tting current-voltage (I/V) measure-
ments in forward-bias conditions to the diode’s current equation:
ID = ISat
(
exp
(
UD−RsID
η UT
)
−1
)
(4.10)
The three parameters to be tted are the diode’s reverse saturation current, the series resistance
and the ideality factor η.
The diode current ID
MAXWELL’s equations correlate the displacement ~D to the charge density ρ following equa-
tion 4.11. This results in the POISSON equation, cf. equation 4.12, by replacing the electric eld
with the potential gradient.
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div~D = div
(
ε~E
)
= ρ (4.11)
div~E =−div(gradV ) = ρ
ε
(4.12)
In thermodynamic equilibrium, the so-called built-in potential results from a continuous current
in either one direction without external voltage. A forward bias of the anode (metal electrode)
with a positive voltage V > 0V lowers the potential barrier to Φbi−V , which then is surmounted
by an excess electron drift current. Reverse bias of the anode (V < 0V ) increases the built-in
potential and extends the space charge region, wdepl . In this case, there is still a comparatively small
saturation current Isat due to thermionic emission. The diode current ID is described as a function of
the thermo-voltage UT , the saturation current Isat and the diode voltage UD following SHOCKLEY’s
diode equation. This equation may be extended following the approach of JELENSKI [92] for at-
band operation, i.e. UD = Ubi
ID = Isat ·
(
e
UD
ηUT −1
)
with UT =
kBT
q
(4.13)
Isat = pir2a ·A∗ ·T 2 · e
−Φbi
UT with A∗ = mn
m0
·A (4.14)
The non-linear junction resistance R j
From equation 4.13 one can derive the non-linear junction resistance R j, cf. equation 4.15, (A∗ =
8.6 ·104 Am2K for n-(100)GaAs) if the saturation current is assumed to be constant [89].
1
RJ
=
ID
UD
|UD=0 =
1
ηUT
· (ID0 + ISat) (4.15)
Ideality factor η(I)
The current dependent ideality factor is physically understood as the sum of all barrier reducing
effects. The ideality factor is described by equation 4.16. Details can be found in [55] In the case
of nearly ideal diodes with relatively large areas (diameters d ≥ 3 µm) the ideality factor is more
or less constant over a wide current range. The ideality factor is experimentally extracted from
IV-measurements using equation 4.16.
η(I) = 1
UT
· ∂UD
ln∂ID
(4.16)
For small anode diameters, the ideality factor is described with additional contributions for
thermionic eld emission, ηt f , and for the image force effect, ηi f . This way, the ideality factor
is only a function of the epi-layer doping. The resulting ideality factor is given by equation 4.16.
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Diodes with diameter d < 3 µm show a strong increase of the ideality factor with increasing cur-
rent density, which cannot be described by equation 4.16. The strong increase in η at high bias
voltages is caused by the increasing series resistance under forward bias condition. The ideality
factor is minimal at a certain bias condition, from which on equation 4.19 is valid as proposed
in [55]. An additional current is added modeling edge effects for lower bias conditions resulting in
equation 4.20.
ηi f =
1
1− ∆Φb4Φbi ·
(
1− UDΦbi
)− 34 with ∆Φb =
[
q3NepiΦbi
8pi2ε′s2εsε30
] 1
4
(4.17)
ηt f =
[
ET
E0
− UT
2(Φbi−UD)
]−1
with E0 = E00 coth
(
E00
UT
)
; E00 =
h
4pi
[
Nepi
m · ε0εs
] 1
2
(4.18)
η = 1+(ηi f −1)+(ηt f −1) (4.19)
I = Iid +∆I with ∆I = Ism · e
V
mVT (4.20)
In this case Ism is the crossing of ∆I and the y-axis and m ∼ 2 . . .5 is the slope of ∆I. This
additional contribution ∆I to the current I is assumed to be caused by interface effects at the metal
semiconductor interface [55].
The series resistance Rs
The contributions to the series resistance are the contact resistance Rcontact , the un-depleted part of
the epi-layer Repi and the highly doped GaAs-substrate in the order Repi > Rsub > Rcontact . The epi-
layer resistance Repi is calculated in equation 4.21 with the correction factor, γR, for fringing eld
effects at the edges as proposed in [93]. The correction factor is approximated in the large-signal
model by equation 4.23 as proposed in [94].
Repi =
ρepidepi
pir2a
· γR (4.21)
γR =
1
depi
∫ ∞
0
tanh(zdepisin(zra))J1 (zra)
z2
dz (4.22)
γR =
[
1+
4depi
pira
]−1
≈ 1 for ra  depi (4.23)
The skin-effect strongly inuences the substrate resistance (spreading resistance) and can not
be neglected anymore for devices operating at THz-frequencies. Equation 4.24 gives an approxi-
mation as proposed by DICKENS in [95].
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RSub =
1
2piσsub
(
1
δskin
· ln
(
rmesa
ra
)
+
1
ra
tan−1
(
rmesa
ra
))
with δskin =
√
1
pi fsµσsub (4.24)
RODRIGUEZ shows basic investigations using a nite element solver (CST MICROWAVE STU-
DIO) on the substrate resistance in his PHD thesis which are based on the model by CALVIELLO
et. al. and consistent with the results by HUBER [56,9698]. The substrate resistance for whisker-
contacted and quasi-vertical planar Schottky diodes is separated into 5 parts as shown in equa-
tion 4.25.
Rsub = R1 +R2 +R3 +R4 +R5 (4.25)
with
R1 =
δskin
2pi · r2a ·σsub
R2 =
1
4pi ·δskin ·σsub
R3 =
1
2pi ·δskin ·σsub · ln
(
rmesa
ra
)
R4 =
dsub
2pi · rmesa ·δskin ·σsub
R5 =
jβ ·ρohm · J0( jβ · rmesa)
2pi · rmesa · J1( jβ · rmesa)
β2 = 1
σsub ·ρohm ·δskin
An additional effect at highest frequencies (>1 THz) is the plasma resonance effect, which
describes the coupling of the displacement current with the carrier inertia [99]. In this case, the
conductivity becomes complex and is described by equation 4.26.
σs = σs + jωε = σs ·

 1
1+ j
(
ω
ωs
) + j · ω
ωs

 (4.26)
ωs is the scattering frequency and ωs is the relaxation frequency. The conductivity is minimal
for Im{σs}= 0, which is the case for the plasma frequency ωP =√ωsωs.
The junction capacitance C j
Figure 4.11 shows a comparison of the measured and the approximated CV-characteristics for a
whisker-contacted mixer diode with anode diameter da = 5 µm used for process control.
There are two possibilities for the mathematical description of the junction capacitance C j.
The rst derives the junction capacitance from the POISSON equation with the assumption of a
one-dimensional abrupt diode model and a constant carrier distribution in the space charge region
ρ(x) = q ·Nepi.
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Figure 4.11: CV-characteristics of a whisker-contacted IHF Schottky mixer diode
with anode diameter danode = 5 µm and extraction of capacitance.
E(x) =
∫ x
0
ρ(x)
εGaAs
dx→ |Emax|=
q ·Nepi ·wdepl
εGaAs
(4.27)
External bias modulates the potential barrier and changes the depletion layer width according
to the following equations. An extension to the well-known equations for Schottky diodes was
formulated in 1993 by JELENSKI [92], cf. equation 4.31.
Ubi−UD =
∫ w
0
E(x)dx =
q ·Nepi ·w2depl
2 · εGaAs (4.28)
wdepl =
√
2εGaAs · (Ubi−UD−UT )
q ·Nepi (4.29)
Q j = A ·q ·Nepi ·wdepl = A ·
√
2εGaAs ·Nepi ·q · (Ubi−UD−UT ) (4.30)
C j(VD) =
∂Q j
∂VD
=
A · εGaAs
wdepl(VD)
= A ·
√
q · εGaAs ·Nepi
2 · (Ubi−UD−UT ) =
C j0√(
1− UDUbi −
UT
Ubi
) (4.31)
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with
Aexp =
[
1− e
(
−Ubi−UDUT
)]
(4.32)
In the second case, the junction capacitance C j is a function of the applied voltage and is
approximately (below at band operation) modeled by a parallel plate capacitance following 4.33
[94, 100].
C j(UD) =
A · εGaAs
wdepl(UD)
·
(
1+b1
wdepl
ra
+b2 ·
w2depl
r2a
)
=
pir2a · εGaAs
wdepl(UD)
· γc (4.33)
The inuence of fringing effects is taken into account using the correction factors b1 = 1.5 and
b2 = 0.3 proposed in [101]. These effects can not be neglected for small anode diameters and an
entirely depleted epi-layer, wdepl = depi, [22, 102].
Cutoff frequency
The RF-capabilities of varistor diodes are determined using the cutoff frequency. The cutoff fre-
quency is a function of the series resistance RS and the device capacitance C following equa-
tion 4.34 and in the case of varactor diodes following 4.35 [99]. M is dened as the capacity
modulation ratio following equation 4.36. With respect to equation 4.34, the requirement of para-
sitics reduction is evident.
fc = 12pi ·Rs ·C j0 (4.34)
fcV = 12pi ·Rs ·
(
1
C jmin
− 1
C j0
)
=
1
2pi ·Rs · (M−1) (4.35)
M =
C j0
C jmin
(4.36)
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4.2.4 THz-Schottky diode model and RF-measurements
This section refers to the proposed Schottky diode model for AGILENT ADS and evaluates the
model capabilities with respect to S-parameter measurements ranging from 7-110 GHz, which
are performed at MILLILAB. These measurements, in combination with additionally extracted
characteristic parameters, have been requested by ESA/ESTEC as an external reference for diode
quality. The S-parameter measurements are performed using a coplanar waveguide (CPW) test
mount (3 µm thick gold metalization) on a 500 µm thick quartz wafer and suitable calibration
structures.
THz-Schottky diode model
The simulation of the electric properties is based on the BARDEEN model as described in 4.2.3. The
substrate layer resistance is calculated including the bulk spreading resistance following [99]. Fur-
ther the skin-effect is included, which strongly inuences the series resistance for THz-frequencies.
The substrate layer resistance is calculated following [97] [56].
The model for the THz-Schottky mixer diode is implemented in an industrial RF- and digital
circuit simulator, AGILENT ADS 2003C. The model is separated into:
 an intrinsic diode model using analytic expressions following section 4.2.3,
 an extrinsic diode model with lumped elements taking the diode periphery into account.
While the intrinsic model is only applicable for mixer operation, the extrinsic model holds for
mixer and varactor Schottky diodes with similar peripheral dimensions.
Figure 4.12: ADS2003C-Model ESB representation of the IHF THz-Schottky
diode.
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Figure 4.12 shows the intrinsic diode model equivalent circuit representation. The physical in-
put parameters are the epi-layer doping and thickness, the substrate doping and thickness, the anode
and mesa-diameter. The ideality factor and the barrier height are extracted from DC-measurements
for good agreement with diode measurements. Figure 4.13 and 4.14 show a comparison of the mea-
sured and the simulated DC-characteristics. The simulated DC-characteristics is dominated by the
intrinsic device properties and the employed interface model.
1e-11
1e-10
1e-09
1e-08
1e-07
1e-06
1e-05
0.0001
0.001
0 0.2 0.4 0.6 0.8 1
D
io
de
 C
ur
re
nt
, I
D
 
/ A
Diode Voltage, UD / V
Diode Forward IV-Characteristic
ivmeash5.asc
Rwire=4.3 Ω
RS   = 9.59145 Ω
IS    = 7.08867e-17 A
 η   = 1.1888
Measurement
FIT
Figure 4.13: Measured IV-characteristics of a planar mixer diode, ra = 0.5 µm.
The extrinsic model consists of a capacitance for the parasitics in parallel to the diode junction,
an inductance for the air-bridge, an additional capacitance for the periphery and two pad capac-
itances. The model is suitable for DC-simulations, S-parameter simulations, harmonic balance
analysis and time domain analysis.
S-Parameter measurements 7-110 GHz
This section shows S-parameter measurements in the range f = 7 . . .110 GHz performed at the
HELSINKI UNIVERSITY OF TECHNOLOGY and the MILLILAB, Helsinki for IHF THz-Schottky
diodes, fabricated with the new design. The measurements are performed with ip-chip mounted
diodes on coplanar test mounts on quartz substrate, thickness 500 µm. In combination with addi-
tional CV-measurements at 1 MHz, the parasitic capacitance of the actual design for planar mixer
and varactor diodes is extracted to Cp = 8.9 . . .10 f F .
Figure 4.16 shows a comparison of the measured reection coefcient S11 and the simulated
S11 for Ibias = 0 A. Figure 4.17 shows the deviation of the simulated reection coefcient from
the measured one. and Ibias = 1 mA. The simulation results t well to the measurement. The
maximum error in magnitude is 0.001 and the maximum error in phase is 1.75◦. Figure 4.18
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Figure 4.14: ADS2003C DC simulation results for a planar mixer diode, ra =
0.5 µm.
Figure 4.15: ADS2003C extrinsic model of the IHF THz-Schottky diode.
shows a comparison of measured and simulated S11 in the high-current region for Ibias = 5 mA.
The simulation results t well to the measurement. The maximum error in magnitude is 0.025
and the maximum error in phase is 6◦. For higher frequencies up to 110 GHz, the relative error is
slightly increasing. With these results, the Schottky-diode model can be used for the simulation of
entire mixer systems.
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Figure 4.16: Reection coefcient of a planar THz-Schottky diode, UD = 0 V .
Figure 4.17: Error in phase and magnitude, UD = 0 V .
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Figure 4.18: Reection coefcient of a planar THz-Schottky diode, UD = 0.98 V ,
ID = 5 mA.
Figure 4.19: Error in phase and magnitude, UD = 0.98 V , ID = 5 mA.
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4.2.5 Extraction of the junction temperature
The junction temperature of a diode is a gure of interest for reliability tests. The junction tem-
perature is extracted either by the application and the monitoring of electrical pulses of sufcient
length or by the increase of the ambient temperature. In the case of the electrical pulses, the shift
∆U in the voltage response is a measure for the temperature increase ∆T . In the case of the tem-
perature method, this shift is detected, if the junction temperature is exceeded. These methods
only give an estimation of the junction temperature and do not allow the extraction of temperature
distribution in the device. Additionally, numerical electro-thermal simulations are performed for
the localization of hot-spots. Using equation 4.13 the diode voltage is described by equation 4.37.
Ud = η ·Ut · ln
(
Id
A · Jsat +1
)
(4.37)
The temperature dependence of the diode voltage αSD is then determined to equation 4.38.
αSD =
∂Ud
∂T =
K
q
· ln
(
ID
A · Jsat
)
− k ·T
q
· 1
Jsat
· ∂Jsat∂T =−0.5
mV
K
(4.38)
The temperature dependence of the saturation current is determined using equation 4.39
∂Jsat
∂T = 2 ·R
∗ ·T · e− q·ΦB(T )k·T −R∗ ·T 2 · e− q·ΦB(T )k·T · ∂∂T
(
q ·ΦB(T )
k ·T
)
∂Jsat
∂T = 2 ·R
∗ ·T · e− q·ΦB(T )k·T −R∗ ·T 2 · e− q·ΦB(T )k·T ·
(
−q ·ΦB(T )k ·T 2 +
q
k ·T ·
∂ΦB(T )
∂T
)
(4.39)
System theory for temperature extraction
The measured pulse response um(t) of a diode characterizes the thermal and the electrical prop-
erties of the device. Figure 4.20 shows the system theory approach for the extraction of thermal
properties.
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Figure 4.20: Voltage response of a Schottky diode and extraction of the junction
temperature.
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Explanation of the voltage pulse response
The attenuated sinus-oscillation is caused by the parallel resonance circuit formed from the para-
sitic elements LS, CP, RS and RP. The average voltage pulse response U∗m(t) describes the temper-
ature dependent voltage drop at the diode and the series resistance RS.
⇒U∗m(t) = UD(T )︸ ︷︷ ︸
thermal
+ i(t) ·RS (4.40)
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Figure 4.21: Contribution of different parts to the voltage pulse response.
Explanation of the DC part of the voltage pulse response
The DC-part of the voltage response constitutes from the voltage drop over the diode U ∗D = UD(T )
for the maximal junction temperature Tmax = T (500 ns)≈ T2 and from the contribution of the series
resistance i(t) ·RS = I0 ·RS. The DC part is determined from the stationary state.
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m D
SS
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Figure 4.22: Thermal equivalent circuit of the diode.
Simplification for calculation of junction temperature
Equation 4.41 is the linear approximation for the description of the GaAs n-type Schottky diode
voltage temperature dependence [103]. The assumptions are in the following given as:
(Rs = 5 Ω, Ls,Cs → 0, Rp → ∞, Id = 200 mA, T0 = 300 K).
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UD(T ) = 0.98 V +αSD · (T −T0) = 0.98 V −0.5 mVK · (T −T0) (4.41)
The junction temperature of a diode is extracted from the voltage impulse response, cf. g-
ure 4.23 comparing the voltage at t1 = 50 ns and t2 = 450 ns.
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Figure 4.23: Voltage response of a Schottky diode and extraction of the junction
temperature.
At t2 = 450 ns the diode reached a stationary temperature (T = const). Rs is necessary for the
modeling of the power dissipation in the substrate and the peripheral circuitry.
Junction temperature of the diode
This leads in consequence to the extraction of the junction temperature:
U∗m(T )
!
= RS · Id +0.98 V − 0.5 mVK · (T −T0) ⇒ T = T0 +
1K
0.5 mV · (1.98 V −U
∗
m(T ))
T1 = T (t1) = T (U∗m = 1.95 V,50 ns)≈ 360 K, T2 = T (t2) = T (U∗m = 1.88 V,450 ns)≈ 500 K
Thermal resistance and specific heat capacity of the diode
t = t1 = 450 ns ∆T2 = 500 K−300 K = 200 K != Pel ·Rth
Rth =
∆T2
Pel
=
∆T2
RS · I20 +UD(500 K) · I0
=
200 K
0.2 W +0.376 W = 347
K
W
τth = Rth ·Cth ⇒Cth = τthRth =
200 ns
347 KW
= 5.76 ·10−10 Ws
K
Chapter 5
Process Control System
The fabrication process for Schottky-diodes at the IHF TU DARMSTADT is based on a hand-
operated technology. A reproducible device quality is only assured by using a process control
system for the entire process, which relies on PID’s (Process Identication Document), LT’s (Lot
Travelers) and process control structures for single process steps as initially introduced by ICHI-
ZLI [104106]. The main technological process steps are the photolithographic denition of struc-
tures (including exposure and development of the photo-resist), etching (including dry- and wet-
etching) and the deposition of other materials (including SiON and contact metalization). Prior to
the introduction of the process control system there existed major problems, not only with elec-
trical device characteristics and a very low fabrication yield but also with mechanical robustness
(e.g. the adhesion of the air-bridge) [107].
Figure 5.1 shows this mechanical problem by the way of an planar example diode with torn air-
bridge. Mechanical stability enhances changing the airbridge deposition method from magnetron
sputtering to e-beam and thermal evaporation with an additional Ni/Ag seed-layer for airbridge
adhesion.
In the case of the photolithographic steps, alignment precision and proper choice of exposure
& development times are important and can only be controlled by additional control structures.
The etching process is controlled by measuring the etch depth and verifying the etching rate. The
thickness of other deposited materials are also measured but in case of the metals, the electrical and
mechanical properties have to be determined using additional test-structures. The process control
parameters are described in section 5.2. The corresponding control structures are integral part of
the latest mask set for the fabrication process and are shown in section 5.3. These process control
structures for each technological step enable a repeatable fabrication of planar structures and a
yield increase from 6 % to over 60 % [83].
Figure 5.2 and 5.3 give a survey of the process (boxes) and the process control parameters
(triangles), separated into backside and front-side processing, which corresponds to the fabrication
process. The single fabrication steps are divided on the one hand in critical and uncritical steps, on
the other hand in reversible and irreversible steps. Therefore, there are 4 groups of process steps:
 critical-reversible process steps
 critical-irreversible process steps
 uncritical-reversible process steps
 uncritical-irreversible process steps.


Figure 5.1: REM image showing adhesion problems of the air-bridge with mag-
netron sputtering as deposition technique.
There are process steps, which are critical in view of their controllability or strongly affect
device performance. Small variations in critical process steps have a strong inuence on device
characteristics (e.g. an increased anode diameter strongly affects the electrical behavior of the
device) or even prevent proper operation of the device (e.g. misalignment of the air-bridge to the
anode, over-etching). The uncritical steps are either easy to control from the technological point
of view (e.g. metal evaporation) or variations only have a negligible inuence on the electrical
characteristic of the nal device (e.g. the thickness of the pillars). The reversible process steps are
mainly the lithography steps (except the lithography for the air-bridge formation). These steps are
repeatable, if misalignment, over- or under-exposure is determined. The irreversible process steps
modify the sample permanently (e.g. etching, metal evaporation) [83, 85].
Considering gure 5.2 and 5.3, one can determine three process steps, which are critical and
irreversible with respect to DC characteristics. On the one hand, these process steps are connected
to the anode formation, on the other hand to the air-bridge formation.
The following paragraph shortly explains critical, irreversible process steps. Anodes are de-
ned on the SiON-layer using photo-resist (reversible). In the next step, anodes are opened using
reactive ion etching (irreversible) or SF6-plasma etching. Directly afterwards, anode contacts are
formed by electro-chemical plating of platinum (irreversible). These steps are of major impor-
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tance for device quality and small variations can change the nal device characteristics. Therefore,
there is only a small tolerance range for these steps. A breakthrough for the Schottky contact
formation is the introduction of "dummy"-anodes, refer to section 5.1, which provide plating con-
ditions similar to those for whisker diodes and are removed after electrochemical deposition of the
Schottky-contact [84]. In the case of the airbridge formation, the lithography step is not repeatable.
The airbridge is dened by photo-resist and then plated on a seed-layer that itself partly is also on
the top of a photo-resist layer. Removing the photo-resist for the airbridge denition (e.g. because
of misalignment) before plating endangers the seed-layer (e.g. by unintentional lift-off).
With respect to RF properties, the formation of the ohmic backside contact is critical, too. The
dimensions of the backside contact and the distance to other conductive material is a key factor for
the reduction of the parasitic capacitance, Cp, as indicated in section 4.2. With the actual wafer
design, a further reduction of Cp is not possible because of technological constraints (see step 3
and 4 in gure 5.2). As a consequence a new wafer design must be developed with an additional
AlGaAs etch-stop layer. Beyond, a new mask-set with reduced contact dimensions is mandatory
for further improvement of RF capabilities.
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5.1 Introduction of honeycomb "Dummy"-anode arrays
The electrolytic Schottky metal deposition step is most critical in view of planar diode perfor-
mance. Figure 5.4 shows a FIB prepared TEM-image of a planar Schottky diode with non-uniform
Platinum deposition. A detailed analysis of the electrolytic Pt-deposition on GaAs is performed
in 2001 [37] under supervision of RODRIGUEZ. This work describes the occurrence of com-
plex reaction processes at the metal-semiconductor interface during electrolytic deposition (e.g.
Ga-outdiffusion through the Pt-layer during formation) as it is shortly explained in 2.2.4. An addi-
tional challenge is the Schottky contact formation with planar mixer diodes (ra < 1 µm). Figure 5.4
shows a TEM-image of a FIB-prepared planar mixer diode before optimization of the deposition
process. Platinum is only deposited in the left side of the anode area. The rest of the anode area
is covered with a Ni/Ag seed-layer, which results in poor diode and reliability characteristics due
to enhanced diffusion and localized high current densities. In this case, optimization steps are
mandatory because reliability analysis makes only sense with good devices.
Airbridge Foot
      (Au)
Passivation (SiON)
n−GaAs+
n−GaAs
   (Ni/Ag)
Seed−layer
Anode metallisation
        (Pt/Au)
Figure 5.4: SEM image of FIB prepared planar diode showing Non-uniform elec-
trolytic Pt deposition with planar Schottky diodes.
The contact formation optimization is based on the introduction of honeycomb "dummy"-
anode arrays additional to the real anodes before deposition of the metal. The advantages of
these measures with regard to process control and subsequent optimization are detailed as fol-
lows. A comparison of CHF3 RIE- and SF6-Plasma etching shows a reduction of RIE-induced de-
fects, which are microscopic seed-cells for degradation, due to the high selectivity of SF6 plasma-
etching. Different approaches for the electrochemical deposition of the Schottky metal are cur-
rently under investigation, e.g. a quasi-in-situ approach or very complex pre-processing prior to
deposition are investigated.
In this context, a new measurement set-up allows the online-monitoring of electrical pulses
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during electrochemical deposition, cf. appendix C. This systematic analysis resulted in excel-
lent noise- and DC-characteristics [86]. The introduction of the "dummy"-anodes is based on
the knowledge of electrochemical deposition characteristics for whisker-contacted diodes which
demonstrate excellent RF- and noise performance. The "dummy"-anodes allow a transfer of the de-
position parameters as well as a transfer of the pre- and post-processing from whisker-technology
to the planar diode fabrication [84]. On the other hand, this transferability allows process control
and reliability studies on whisker-diodes, which is cheaper and less time-consuming than on planar
diodes.
5.2 Process control parameters
The process control system relies on the control of process-relevant parameters as early as possible
after the processing of the corresponding fabrication step. The extracted parameters are the basis
for the decision to continue or to stop the batch (i.e. the samples under process). The process
control mechanisms can be classied into three groups.
1. Process-step control
2. Material properties control
3. Final device characterization
The rst group consists of control mechanisms that help to evaluate the quality of single process
steps and if appropriate, determine whether correction actions should be taken. The second group
of parameters provides information on the electrical and mechanical behavior of the processed
structures. The third group of parameters characterizes the quality of the nal device.
5.2.1 Process-step control parameters
The technological related process parameters to be controlled are:
 alignment
 exposure & development times
 etching depth and uniformity
 thickness, adhesion and roughness of deposited materials.
The etching depth and the thickness of deposited materials are controlled using an ALPHA-
STEP measurement instrument providing a resolution down to 50 nm. Furthermore, quick control
can be performed with the optical microscope or a micrometer screw MITUTOYO ABSOLUTE,
Code 215-150) down to an accuracy of 1 µm. The etching and metal deposition steps are not
reversible and the measured values are recorded for process evaluation. Usually, these process steps
are either well controllable or have no inuence on the electrical parameters because a deviation
from the desired value does not affect the performance of the nal device up to a certain degree.
If one of these parameters is out of the tolerance range, the sample is lost, and a completely new
process must be started. In contrary, the alignment precision and the exposure time are directly
controlled after processing and the process can be repeated if either the alignment or the exposure
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parameter is out of the tolerance range. The tolerance for alignment is ±4 %, the tolerance for
the exposure is ±0.1 µm. In case of the anode formation, exposure control is of special interest
for the fabrication of anodes with a certain diameter. The alignment control is important for the
symmetry of the entire structure. In the worst case, the anodes are not in the center of the mesa
and the air-bridge has no contact to the anode prohibiting proper device operation.
5.2.2 Electrical and mechanical process parameters
The electrical and mechanical process parameters are necessary for the in-line process control.
They mainly concern the quality of the metal that is deposited either on the backside as the cath-
ode, or on the front-side as anode, seed-layer or air-bridge metalization. The parameter for the
determination of the ohmic contact quality is the contact resistance, which is extracted from mea-
surements with TLM structures (see section 5.3.2). The parameters for the quality of the anode
Schottky-contact are the series resistance RS and the ideality factor η that are determined directly
after the formation of the Schottky-contact using whisker-contacted diodes, which are described
in 5.3.2. The adhesion of the different metal layers to the underlying surface is the parameter for
the determination of the mechanical robustness.
5.2.3 Parameters for the characterization of the final device
The performance of the nal device is determined considering the electrical properties which are
detailed in section 4.2.3. The corresponding parameters are extracted rstly from DC-measurements
in terms of the series resistance RS, the ideality factor η, the reverse breakdown voltage Ubr and the
junction capacitance C j, secondly from noise measurements and last from RF S-Parameter mea-
surements [86]. The cut-off frequency of the device is estimated by RS and C j. These parameters
are extracted using different calibration structures that have the calibration reference level on the
one hand at the pads, on the other hand at the mesa. Using these parameters, an equivalent circuit
for the planar diode is designed e.g. for AGILENT ADS (section 4.2.4) or with OCTAVE. The
interface quality and the microwave noise properties are characterized by noise measurements at
2. . .5 GHz in collaboration with the LHFT UNI ERLANGEN.
Up to now there is no knowledge about the inuence of the presented parameters in this section
on the performance of the nal device. Therefore, the rst steps to an evaluation programme
are presented in section 5.4 and section 5.5. Latest results show a correlation between IF-noise
measurement and high-frequency noise measurements at 150 GHz.
5.3 Control structures
The control structures are divided into three groups equivalent to the process control parameters.
The rst group contains control structures for the technological process, which are alignment- and
exposure control structures. The second group is necessary for the control of the typical electrical
parameters during the fabrication process (in-line process-control) and for adhesion control. The
third group consists of calibration structures for network analyzer measurements and the extraction
of equivalent circuit parameters. Additionally, noise measurements are an indicator of the inter-
face quality and device performance. In the following description, these three groups of control
structures are referred to as:
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1. Technology control structures:
 Alignment control structure,
 Exposure control structure.
2. Device control structures:
 TLM-structures for control of the ohmic contact quality,
 Whisker-contacted diodes for control of the Schottky-contact quality,
 Meander structure for control of the metal layer quality,
 Pads for adhesion control.
3. Calibration structures:
 Open, short and 50 Ω resistance with pads as the reference plane,
 Open and short with anode and mesa as reference plane.
5.3.1 Technology control structures
Alignment control structure
The alignment is performed using high-precision alignment marks based on a double VERNIER
structure with 910 -division (bar width 5 µm) and 1920 -division (bar width 2 µm). The one part of this
marks is formed in the anode formation step. The counterparts are on the masks of the following
process steps. With these structures the alignment control is precise down to 0.5 µm, which is
sufcient for the alignment in all process steps. The alignment control structures can be used for
the alignment itself and the result can be veried after exposure and development. The rectangles
around the alignment control structure are 325 µm × 156 µm.
(a) Alignment control structure. (b) Realized alignment control structure.
Figure 5.5: Comparison of designed and realized alignment control structure.
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Exposure control structure
The exposure control structures give information on over/under-exposure of the sample, or over/
under-developing. This control structure consists of squares with dimensions varying from 9.6 to
10.4 µm with 0.1 µm steps. Depending on which square corners have contact, the exposure is
controlled. There are two exposure control structures at different height levels (one on the top of
the SiON-layer and one on top of the AlGaAs-layer). Therefore, there is additional information on
the exposure corresponding to the sample topology.
(a) Exposure control structure. (b) Realized exposure control structure.
Figure 5.6: Comparison of designed and realized exposure control structure.
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5.3.2 Device control structures
TLM-structures for control of the ohmic contact quality
(2 TLM Structures per sample)
The quality of the Ohmic contact is controlled using the TLM-method. The TLM-structures,
cf. gure 5.7 are fabricated using GaAs-channels of 20 µm width with linearly increasing length
(200 µm, 400 µm, 800 µm and 1600 µm) and consecutively resistance. The contact area is 20
× 20 µm2. The ohmic contacts are realized as backside contacts and processed in the same way
as the ohmic contacts for the planar Schottky-diodes. The accuracy of this technique depends on
the contact dimensions. With this design, these dimensions are inuenced by the back-to-front
alignment step, the via-hole opening and the contact formation. The contact resistivity can be
determined after the front-to-back alignment. The backside contacts are opened with this process
step and are contacted from the front-side with whiskers determining the contact resistance with
DC-measurements.
Figure 5.7: TLM structure for the determination of the ohmic contact resistance.
Whisker-contacted diodes for control of the Schottky-contact quality
(4 whisker-contacted diodes per sample)
The control structures, cf. gure 5.8 for the Schottky contacts are similar to the whisker-
contacted Schottky-diodes and the diameter is the same as that of the planar diodes.
Figure 5.8: Whisker contacted Schottky diodes.
The mesas have the same size and the backside ohmic contact corresponds to the superposition
of two of the planar-structure backside contacts rotated 90◦. They provide the possibility to mea-
sure the Schottky contact directly after the electrochemical deposition and allow a prediction of
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the nally reached electrical DC parameters. The via-hole on the backside of these control struc-
tures consists of two crossed rectangles, which have the same dimensions as the via-hole for the
Schottky-diodes.
Meander structure for control of the metal layer quality
(1 Meander structure per sample)
The resistivity of gold strongly depends on the purity and concentration of the electrolyte as
well as on the plating rate. The following structure gives information on the quality of the plated
gold-layer, which is used for the air-bridge formation. The meander structure in gure 5.9 provides
a calculated resistance of approximately RM ≈ 2− 5 Ω and is therefore high enough for DC-
measurements. The vertical distance of two lines is 100 µm, the horizontal distance of two lines
is 250 µm. The width of the line is 5 µm. The distance between the two axes of the meander is
145 µm.
Figure 5.9: Meander structure.
Pads for adhesion control
In gure 5.10, there are four pads for adhesion control, which are squares of 100 µm × 100 µm2.
One is for the adhesion test of the anode metal, one for the seed-layer adhesion test, one for seed-
layer and air-bridge adhesion test and one for the seed-layer, bridge and pillar adhesion test.
Figure 5.10: Pads for adhesion control
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5.3.3 Calibration structures
Open, short and 50 Ω resistor with pads as reference plane
The calibration structures, refer to gure 5.11, 5.12 and 5.13 are designed with the pads as the
reference plane. In the case of the open, there is no backside-processing and the pads are designed
like the ones of the Schottky-diodes. The short is realized contacting the backside ohmic contact
with the seed-layer and the bridge. The 50 Ω resistor is realized using a thin-lm NiCr-layer, which
has been developed for the IHF fabrication facilities. There are three structures with thin-lm-
metalization which differ by ±7 % , which is the expected production tolerance for the thin-lm
technology.
Figure 5.11: Open for calibration for S-Parameter measurements.
Figure 5.12: Short for calibration for S-Parameter measurements.
Figure 5.13: Thin lm resistor with 50 Ω.
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Open and short with anode and mesa as reference level
Additional to the common calibration structures an open and a short are designed, which have the
mesa as reference level. These structures are identical to the Schottky-diodes, but have in the case
of the open no anode and in the case of the short no mesa and thus a direct contact of the bridge
on the backside ohmic contact. In the case of the short, the seed-layer opening on the mesa is
increased to provide a secure opening of the photo-resist layer (which is in this case lower than for
the Schottky-diodes).
Figure 5.14: Open for the extraction of parameters for the design of an equivalent
circuit
Figure 5.15: Short for the extraction of parameters for the design of an equivalent
circuit
 . PROCESS CONTROL SYSTEM
5.4 Quality criteria
The standard quality criteria for mixer and varactor Schottky diodes are the respective cut-off fre-
quencies, the ideality factor, the reverse-bias breakdown properties, and the noise temperature as
they are introduced in section 4.2.3. All these factors have direct inuence on the performance
of mixer and multiplier circuits. The calculation of the cutoff frequency of Schottky diodes, as
dened in equations 4.34 and 4.35, requires the extraction of the values of Rs, C j0 and M. The
different gures of merit can be derived from different measurements as outlined in this section.
Section 5.5 briey sketches the procedures followed for DC-, S-parameter and microwave noise
measurements. C j0 and M may be obtained directly from capacitance-voltage measurements. The
reverse-bias breakdown properties of the diode can be examined also through I-V measurements.
The equivalent noise temperature of mixer diodes can be obtained from microwave noise mea-
surements. Furthermore, the values of Rs, C j0 and M can be extracted from S-parameter mea-
surements of the diodes and of calibration structures, which are available in the diode sample (see
Section 5.3).
5.5 Diode characterization methods
The different measurements required for the characterization of the diodes are presented in detail
in section 4.2.3. This section briey describes the instruments foreseen for these measurements
and the structures included in the diode mask for this purpose. DC measurements are performed
using a HP 4145A Semiconductor Analyzer. The 2-point measurements are carried out contacting
the diode pads with gold-plated AuNi wire whiskers or coplanar pico-probes. The whiskers add an
additional 10Ω to 14Ω series resistance to the measurement which must be taken into account in the
extraction of the diode parameter Rs. C-V measurements are performed using an HP 4279A C-V
Meter operating at 1 MHz. Furthermore, the measurement set-up at IHF TUD enables subsequent
I-V and C-V measurements of the same diode without re-contacting. The measurements can be
performed on-wafer before and after device separation.
A problem encountered in the determination of C j0 of mixer diode arises from the inability
of C-V measurements of planar diodes to discriminate between junction capacitance and parasitic
capacitance, which can be viewed as connected in parallel. Since the parasitic capacitance of the
planar structure has a value near 8 fF, the precision of mixer diode C j0 ('1 fF) is seriously affected.
However, whisker-contacted structures with nominally identical anode diameters as that of the
planar structures are present on the mask and can be used to determine the value of C j0 ≈ 1 f F .
S-parameter measurements of the diodes and the corresponding calibrating structure kit can
be performed at IHF-TUD using a HP 8510C Vector analyzer up to 26.5 GHz. One-port mea-
surements are performed using a two-point probe. The distance between diode pads was designed
considering the size of the probe. The use of the calibration structures and proper bias tees should
allow the extraction of accurate equivalent circuits of the diodes. Microwave noise measurements
at 2 GHz can be performed at the UNIVERSITY OF ERLANGEN. The details of the measurement
procedure are found in [85, 86].
5.6 Diode characterization programme
Table 5.1 presents the characterization methods which will be applied to the different categories
of diodes. These can be classied as fabricated, functioning and deliverable devices, where each
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group represents a subset of the precedent one. All fabricated devices are characterized with I-V
measurements and optical-microscope pictures. Also, selected non-functioning devices are SEM-
characterized, if they show fabrication defects that might ease failure identication.
Varactors Varistors
Fab’d Funct’g Deliv. Fab’d Funct’g Deliv.
Opt. Microscopy
√ √ √ √ √ √
SEM Microscopy × × √ × × √
I-V measurements
√ √ √ √ √ √
C-V measurements 
√ √
  
Measurements of C j0 
√ √

√ √
S-Parameter @ 26 GHz  × √  × √
Noise meas. @ 2 GHz     × √
 : no structures characterized
× : selected structures characterized√
: all structures characterized
Table 5.1: Diode Characterization Programme
Full characterization is only applied to delivered diodes and some other functioning, non-
delivered devices. Full characterization of all electrically functioning devices is not possible, due to
the high cost of time-consuming characterization methods like SEM microscopy and S-parameter
and noise characterization. Furthermore, no microwave noise measurements will be performed
on varactor diodes, since microwave noise is not an important issue in frequency multiplication.
Similarly, no C-V measurements will be performed on varistor diodes, for which the capacitance
modulation properties are intrinsically limited due to the structure of the epitaxial layer.
Chapter 6
Results
This chapter illustrates the results for the investigated components. The TLP-approach is used for
a very fast feedback to technology and as a reliability analysis tool in a process control system.
The following sections show the measurement results and their interpretation for:
 HBT transmission line model (TLM)-structures,
 PCM-HBT,
 RF-HBT from different technologies,
 THz-Schottky diodes.
These results are obtained using the TLP-approach presented section 3.2. The presentation of
the results is organized for each device following this test approach in three sections:
1. determination of the thermal time constant,
2. determination of the threshold for coarse degradation and,
3. electrical ageing tests using pulse sequences.
The characteristic parameters for degradation monitoring are selected following section 4.2.3
and section 4.1.2. The interpretation of the measurement results is based on the available theo-
ries for degradation and failure mechanisms as reviewed in chapter 2. In the case of the HBT,
section 6.3 shows for the rst time a comparison of an Arrhenius-based stress test at elevated
temperature and DC level with the TLP-method. Relevant defect mechanisms and the inuence
of leakage currents on reliability issues in connection with HBT are discussed in [50, 76, 108].
In the case of THz-Schottky diodes, the application of the TLP-method for process control and
optimization , cf. chapter 5, is demonstrated [106]. In this case, the TLP-method shows its ad-
vantage in contrary to Arrhenius-based stress tests, which are still performed by NMRC as a rst
step to space qualication of these components. Finally, the identication of degradation and fail-
ure mechanisms with different stress tests is supported by TEM-investigations on FIB-prepared
samples.

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6.1 Results for TLM structures
Transmission Line Model (TLM)-structures are control structures for the verication of the quality
of different layers and contact systems. Basically, they consist of channels in the layer of interest
with ohmic contacts with different spacing in between. Resistance measurements for different
spacings provide information on the sheet resistance and the contact resistance. In the case of
HBT, TLM-structures are available for the intrinsic and extrinsic base-, the collector- and the
emitter-layer of the respective devices. The contact spacing varies in the range w = 6 ...60 µm.
Additionally, these structures give information on the electrical stability of the respective layer
when objected to the pulsed-step stress approach.
6.1.1 TLM thermal time constants
This section shows thermal time constants for TLM-structures for the collector and the base layer
as representatives for other TLM-structures. The thermal time constant is extracted from the mea-
sured pulse response by tting the measurement data to equation 6.1.
U = U0 +A1 ·
(
1− e−
(t−t0)
τth
)
(6.1)
The thermal time constant is extracted in the case of the collector-TLM to τthermal = 1.8 µs and
in the case of the base-TLM to τthermal = 2.7 µs as shown in gures 6.1 and 6.2. The scattering in
the measured impulse response is due to cable reections in the system.
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Figure 6.1: Measured on-wafer pulse voltage response of a TLM-collector struc-
ture with w = 6 µm spacing for the extraction of the thermal time
constant τthermal = 1.8µs.
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Figure 6.2: Measured on-wafer pulse voltage response of a TLM-base structure
with w = 60 µm spacing for the extraction of the thermal time constant
τthermal = 2.7µs.
6.1.2 TLM pulsed step-stress test
At rst, TLM-structures are investigated representing the base-, the collector- and the emitter-
layer of HBT. The pulse response of a TLM-structure is shown in gure 6.3. A strong drift in the
voltage response is measured for an open circuit pulse amplitude of Up = 38 V , which reects a
beginning instability in large-signal sample characteristics. When the pulse amplitude is increased
to Up = 40 V , reversible sample breakdown can be extracted either from the voltage or from the
current response. The voltage response in Figure 6.3 shows a sudden transient increase during the
square pulse for this level because of current saturation.
Therefore, the sample current decreases at the same time point. For a further increase of the
pulse amplitude to Up = 46 V , a higher instability is found, which leads to a non-reversible degra-
dation of the sample. Only a slight increase in the sample resistance (+10%) is found for the
maximum pulse amplitude of Up = 51 V as is shown in gure 6.4. For an amplitude of Up = 46 V
(which already causes the strong distortion in pulse response visible in Figure 6.3), the variation
is still within the measurement-error tolerance range. For a pulse amplitude of Up = 40 V on the
other hand, no visible degradation is found in the IV-characteristics although the voltage response
measurement already reects a clear instability for this voltage level. Similar response measure-
ments have been conducted for TLM with a contact spacing of w = 6 ...60 µm for base, emitter
and collector layers.
Concluding, the pulse response already indicates initial degradation, which is not detectable
using IV-measurements. With this approach, additional information on degradation behavior is
extracted for TLM-structures. In the case of TLM-structures, no electrical ageing experiments
using consecutive pulses are performed, as the threshold current density was already extracted.
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Figure 6.3: On-wafer pulse voltage response measurement for a collector TLM
structure with w = 6mm for different open circuit pulse voltages.
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6.1.3 TLM defect mechanisms
The relevant defect mechanisms for TLM-structures are eld-related mechanisms including electro-
migration and lateral material transport mechanisms [109],cf section 2.2. Such a material transport
is shown in gure 6.5 for a collector TLM structure, which was stressed by a sequence of electrical
pulses until the rst degradation was detected in the IV-measurements. One can clearly identify
metal spikes, which penetrate the semiconductor material. The corresponding electrical measure-
ments are shown in section 6.1.2.
Figure 6.5: Optical photography of a degraded collector TLM structure (w =
60 µm) stressed by pulses with increasing pulse amplitude due to
electro-migration.
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6.2 HBT TLP test approach
The base-emitter interface is the most critical part of the HBT in view of its reliability [39,76,110],
refer to section 2.2.3. Additionally, the extrinsic base strongly inuences HBT performance and
reliability [43,111]. That is why the technology for processing of hetero-junctions is more complex
than of the well established homo-junction. For this reason TLP stress is applied to the base-emitter
diode of the device (in the following B-E stress). With B-E stress, BRANDT veried difculties in
separating the degradation of the hetero-interface from extrinsic base degradation when using the
pulsed-step stress approach [14].
This work shows for the rst time, that the separation of degradation mechanisms is possible
with the TLP stress approach using consecutive pulses (see section 3.3.3), as it will be shown in the
following sections. Figure 6.6 schematically shows the ow of electrons and possible degradation
mechanisms using B-E stress. The metal migration leads to a degradation of the B-E interface
and, depending on contact system and dominating degradation mechanism, to a degradation of the
B-C interface, as well. Metal interdiffusion, dopant diffusion may lead to a modication of the
intrinsic base and the B-E interface, while metal spiking or electro-migration can penetrate into
the collector.
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Figure 6.6: TLP-approach for excitation of degradation at the B-E interface, B-E
stress.
Apart from that, the diffusion length of electrons is much longer than the base width that is
about 100 nm. The value of the diffusion length of the minority carriers in the base layer is
determined by equation 6.2.
LN =
√
DN · τN ≈ 1.7µm (6.2)
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with
LN = Diffusion length
τn = Electron lifetime
Dn = Diffusivity
The diffusion length is approximately 1.7 µm for a p-type GaAs with a doping density of
ND = 1019 1/cm3 , an electron lifetime of τn = 10−9 s and a diffusivity of Dn = 30 cm2/s [112].
According to this approach most of the electrons drift from the emitter through the base into the
collector. Electrons are not extracted in the collector as it remains oating. The ow of electrons
through the HBT under base-emitter stress is schematically shown in Figure 6.6.
Emitter Basex
0 wb
I = 0C
operation
normal
Collector
Figure 6.7: Minority charge carrier concentration in the base in conditions of
normal operation and open collector.
Therefore, the number of charge carriers in the base rises above the level of normal operation
as shown in gure 6.7. Thus the recombination in the base and the corresponding REDR effect is
enforced. Electrons have only high energies while drifting from the emitter through the base into
the collector during their movement through the device. So the electrons have these high energies
while passing the most sensible parts of a HBT: the junctions, especially the hetero-junction. This
stress is equivalent to the stress under normal operating conditions.
For reliability characterization, the electric eld, the related current density and the resulting
temperature are measured/calculated with respect to the device structure. The characteristics of the
device are measured after each stress cycle and, thus, the history of degradation can be monitored
as a function of the open source voltage or the number of pulses with a xed stress level, cf. sec-
tion 3.3. With pulsed-step stress test, the threshold stress level for a specic device is determined,
when the rst change in the device characteristic is observed. This procedure continues auto-
matically until the device has been fully destroyed. The degradation level is extracted during the
measurement using the diode-characteristics of the base emitter and the base collector diode [113],
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as well as the Gummel- or output characteristics. Typical characteristics of a degraded HBT are
shown in the following sections and in section 6.3.
The main parameters for the analysis of semiconductor devices with this method are the pulse
amplitude, duty cycle, the pulse length and the number of pulses as introduced in chapter 3. First,
the degradation threshold for a device has to be determined. For this reason only one pulse for
every voltage step and a stepwise increased amplitude is applied to the device. The pulse length
tp = 50 ns is chosen for non-thermal stress [68]..
The investigated test samples were obtained from THOMSON-LCR in February 2000. These
include RF-HBT designs EPI 3302 (devices with thermal drain based on EPI-wafer material) and
RMS 1146 (devices with thermal drain based on THOMSON-wafer material). Another set of RF-
HBT was obtained from THOMSON in June 2000 (EPI 3301, wafer identical to EPI 3302). Firstly,
the focus is set on the thermal characterization of the devices and the extraction of the devices
critical current densities, which are the rst important steps in characterizing a device with the
TLP-method. In the following, the main focus is on the characterization of the B-E interface as it
is reported to be the more critical interface.
Initial comparative tests with these devices resulted in the choice of B-E stress for accelerated
degradation. The inuence of B-E stress on the B-E interface as well as on the B-C interface is
analyzed and described in the following sections. As far as available, transistors with the RF-
design from the EPI 3302 wafer and from the RMS 1146 wafer are compared in the following
sections. The observed degradation behavior of the compared devices differed as it is described
below.
6.2.1 Stress of the B-E interface
Comparable investigations of RMS 1146 and EPI 3302 devices using the pulsed-step stress ap-
proach give the following results. The critical current density of the EPI 3302 for B-E stress with
tp = 50 ns is Icrit ≈ 0.23A (∼ Jcrit = 290 kA/cm2).
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Figure 6.8: Degradation of the B-E and the B-C interface (forward) of a EPI 3302,
B-E-stress (tp = 50 ns) for different current densities.
Figure 6.8 a) shows the modication of the B-E characteristics. Though the B-E-interface
is stressed, the B-C interface in gure 6.8 b) shows a more signicant degradation than the B-E
interface. One can describe the characteristic of the degraded B-C interface as the formation of a
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parasitic diode formed after migration of the base contact metal at the edge of the emitter mesa into
the collector as it is described later on. The characteristic of the degraded B-E interface shows only
a slight increase of the leakage current, which leads to the assumption that the hetero-interface is
sufciently stable for the EPI 3302.
On the other side, the critical current density of the Thomson RMS 1146 for B-E stress with
tp = 50 ns is Icrit ≈ 0.45 A (∼ 560 kA/cm2). This critical current density is higher compared to the
one of the EPI 3302 and indicates a higher contact stability. A direct comparison of degradation
mechanisms is not possible because the B-C junction, cf. gure 6.9 b) does not degrade before the
B-E junction as it was the case for the EPI 3302. In gure 6.9 a), the degradation characteristic of
the B-E interface shows an overall increase of the leakage current. One can explain this behavior
by an increase of the recombination current and a therefore increased defect rate in the hetero-
interface.
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Figure 6.9: Degradation of the B-C interface (forward) of a RMS 1146, B-E-stress
(tp = 50 ns) for different current densities.
The differences between the investigated devices are the different wafer material and base metal
contact systems. In the case of the LCR 1146 HBT a non-alloyed Ti/Pt/Au system is used while
the Ti/Pt/Au system on the EPI 3302 is alloyed. The device processing is identical. Concluding,
this approach allows evaluation of the contact stability though the excited degradation mechanisms
are not representative for normal operating conditions. One can see from these tests, that a sepa-
ration of degradation mechanisms is not possible with the pulsed-step stress approach. With this
knowledge, further devices are tested with consecutive pulses at a stress level well below the one,
for which coarse degradation is detected.
The experimental results for the EPI 3301 leads to an empirical degradation description. The
stressed hetero-interface is described by two diodes, which is the existing diode and a "parasitic
diode" with high series resistance and low built-in potential in parallel as it is shown in Figure 6.10.
This parasitic diode is formed by migration of the base metal contact into the collector and there-
fore changing the characteristic of the B-C interface. This metal migration effect mainly is based
on the high electric elds applied to the device. It is concluded that this effect is not very relevant
for HBT under normal operating conditions but gives information on the quality of the base contact
and the inuence of the ledge structure (extrinsic base) which is relevant for reliability improve-
ment. As a result, the critical current densities should not be exceeded which have been extracted
for the different transistors because otherwise relevant defect mechanisms are masqueraded.
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Figure 6.10: Formation of a parasitic Schottky diode.
Another defect mechanism is indicated by the overall increase of the leakage currents in the
case of the RMS 1146. This increase is caused by the generation of recombination centers at
the interfaces, especially at the B-E interface The device degrades due to recombination center
generation in the base as a result of the high current densities in combination with an increased
recombination ratio. Some of the recombination at these centers releases energy directly to the
defect. Such localized energy is most likely to cause additional defects. This effect is reported to
be "Recombination Enhanced Defect Reaction" (REDR) and is shown schematically in gure 6.11.
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Figure 6.11: Recombination enhance defect reaction (REDR).
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Further on the burn-in effect is observed in several measurements. This initial increase in
current gain is observed due to hydrogen compensation as it has been reported in conventional
lifetime test for carbon-doped HBT. The third effect that was observed in some measurements was
an annealing effect. A slight increase of the current gain is observed if the transistor was heated in
connection with the I/V output measurements.
6.2.2 B-E stress with consecutive pulses
In the section before, different degradation mechanisms are excited using the pulsed-step stress
approach. This section deals with the test approach using consecutive pulses for the separation
of degradation mechanisms. The base metal migration should be avoided as this is not a relevant
mechanism for the determination of device lifetime. In consequence, the open source voltage is
chosen in a way, that the applied current density is smaller than the respective critical current
density of the device and thus, other defect mechanisms can be detected. After the determination
of the degradation threshold, the pulse amplitude is set to a value below this threshold to generate
a certain current density. At the same time the pulse number for each run is increased in the range
Np = [102..109]. Characteristic values are extracted, such as the current gain of the HBT or the
ideality factors of the diodes, and can be plotted versus the pulse number as degradation indicators.
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Figure 6.12: Degradation of the B-E diode (EPI 3302) in dependence of the num-
ber of the applied pulses (B-E stress, tP = 50 ns) and different open
source voltages.
In gure 6.12, the I/V characteristic of the B-E interface is shown after Np = 2.5 M pulses at
Up=18 V with B-E stress (tp=50 ns). A slight overall increase of the leakage current and a decrease
of the breakdown voltage of the device is observed after stress. The excitement of the degradation
mechanisms is accelerated by increasing the current density to J = 310 kA/cm2. After Np = 20 k
pulses at Up = 20 V with B-E stress a stronger overall increase of the B-E leakage current is
detected. The respective characteristics for the B-C interface is described in gure 6.13. After
2.5M pulses at Up = 18 V with B-E stress (tp = 50 ns) a slight increase in the leakage current
and a decrease of the breakdown voltage is observed, which is similar to the behavior of the B-E
interface. The increase of the open source voltage to Up = 20 V leads to a signicant change in the
B-C characteristics. A rst degradation is observed after Np = 2 k pulses with Up = 20 V .
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Figure 6.13: Degradation of the B-C diode (EPI 3302) in dependence of the num-
ber of the applied pulses and different open source voltages (B-E
stress, tP = 50 ns) and different open source voltages.
The formation of a parasitic diode is observed after this stress, which is supposed to be caused
by metal migration as mentioned before. A coarse B-C degradation is then observed after Np =
20 k pulses at Up = 20 V with B-E stress. This means that the maximum acceleration of certain
degradation mechanisms is limited if the defect mechanisms under investigation are masqueraded
by other non-relevant effects, as this is in this case the metal migration effect. With this result,
the amplitude for the continuous test is optimized to generate more precise data. The duty cycle
for the continuous test is lowered to 1/10000 to ensure that consecutive impulses cannot lead to a
mean current that is increasing the device temperature. The impulse response is being analyzed in
real time by measuring the voltage and current across the sample as shown in gure 6.14.
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Figure 6.14: Comparison of the voltage and the current response of a tp = 50 ns
pulse applied to the BE-diode of a EPI3301 HBT before and after
degradation (>105 Pulses).
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6.3 Results for PCM- and RF HBT
The Process Control Monitor (PCM)-HBT are used as control devices for the verication of the
material growth process. They have no air-bridge or thermal drain and are not suitable for RF
application but provide identical DC characteristics compared to RF devices. This way, these
devices are cheaper and suitable for reliability analysis, as they allow a direct observation of their
surface after degradation.
The RF-HBT under investigation come from leading European industrial compound semicon-
ductor manufacturers, such as Thomson and EPI. The advantage of these devices are their good RF
properties compared to the PCM HBT and the good thermal capabilities using the air-bridge as a
thermal drain. The disadvantage is that the air-bridge obscures the device surface, which does not
allow visual inspection after degradation but requires more sophisticated and expensive analysis
methods like TEM after FIB.
6.3.1 PCM HBT thermal time constants
The HBT thermal time constant is measured using the set-up described in section 3.3.1. From
the voltage response in gure 6.15, the time constant is extracted to τth = 1.82 µs following equa-
tion 6.3. The scattering in the measured pulse response originates from reections and variations
of the measurement setup (e.g. uctuations of the used voltage source).
U = U0 +A1 · e−
(t−t0)
τth (6.3)
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Figure 6.15: Measured B-C voltage response, UBC, of a PCM-HBT under normal
operation conditions.
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6.3.2 RF HBT thermal time constants
First, the thermal time constant of a device is determined. In the following, the length of the
applied pulses is chosen smaller than the determined time constant to avoid excitation of thermal
effects, cf. chapter 3. With this approach, it is assured that the devices are exposed to non-thermal
stress though very high current densities are used (JE  100kA/cm2). The thermal time constant
of the investigated devices is determined to τthermal ≈ 800ns. The minimum possible pulse length
of tp,min = 10ns allows to stay far below this time constant. This time constant is extracted by an
analysis of the devices impulse response. Figure 6.16 shows the B-E voltage pulse response, UBE
of a HBT with the inuence of electro-thermal coupling.
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Figure 6.16: Measured voltage pulse response of a HBT under normal operating
conditions.
6.3.3 RF-HBT pulsed step-stress test
Figure 6.17 shows the currents of the single diodes as a function of the stress voltage for extraction
of degradation threshold. With increasing the base-emitter stress, a rst degradation effect can be
observed in gure 6.17 for a device-specic voltage. By further increase of the stress the degrada-
tion gradually increases total degradation of the device. As the current is fed into the base-emitter
diode of the HBT, one would expect only this junction to degrade by the stress. Measurements
show that some devices change even the base-collector diode characteristic rst as seen comparing
gure 6.18 a) and gure 6.18 b).
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Figure 6.17: Base-emitter and base-collector current evolution under pulsed-step
stress test for different HBT.
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(b) B-C diode characteristics.
Figure 6.18: Degradation of the B-E and B-C interface (forward) of a EPI3302,
B-E-stress (tp = 50 ns) for different current densities and pulse num-
bers.
6.3.4 Separation of defect mechanisms using the TLP-method
After the determination of the degradation threshold, the pulse amplitude is set to a value below
this threshold to generate a certain current density (J = 100 kA/cm2 . . .400 kA/cm2). The pulse
number for each run is increased to Np = [102 . . .1010] at the same time. Characteristic values are
extracted, such as the current gain of the HBT or the ideality factors of the diodes and are plotted
versus the pulse number. In the following, different single-nger HBT are investigated with an
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emitter area of AEmitter = 50 µm2 . . .90 µm2. Figure 6.19 shows the normalized current gain of two
different devices with different stress current densities.
For device "B", two degradation effects take effect: The rst effect occurs early during the mea-
surement and decreases the gain rapidly but can only be seen at low base currents
(IBE < 10 mA) because the B-E diode exhibits a high leakage current in this range as it is shown
in Figure 6.18 (Np = 50000 pulses with Up = 10 V ). This effect is not representative for normal
operation conditions, but it is a sensible diagnostic tool for the detection of defects in the inter-
faces. The decrease of current gain indicates leakage currents caused by recombination centers in
the base-emitter junction. After this rst breakdown of the gain, the device is stable over a high
number of pulses and shows even an increase in gain as known for the burn-in effect due to hydro-
gen compensation. After a number of pulses - characteristic for a device - a slow degradation of
the gain can be observed that leads nally to a total failure.
Device "A" withstands the stress without any indication of leakage currents. The only effect
observable is a strong increase in current gain due to hydrogen compensation [39] as it has been
reported in conventional lifetime test for carbon-doped HBT [48]. Comparing the curves for the
different devices in Figure 6.17, it is evident that device "A" is less sensitive to current induced
degradation mechanisms than device "B".
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Figure 6.19: Normalized current gain over the number of applied pulses for dif-
ferent HBT.
It is assumed that for both diodes only one defect mechanism is responsible. This is the so
called Recombination Enhanced Defect Reaction (REDR) mechanism which is explained in [39].
The device degrades due to recombination center generation in the base as a result of the high
current densities. Some of the recombination at these centers releases energy directly to the defect.
Such localized energy is most likely to cause additional defects. The base collector junction may
also change its behavior when reached by such a defect domain. Relevant defect mechanisms and
the inuence of leakage currents on reliability issues are also discussed in [50, 76, 108].
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6.3.5 Comparison of conventional lifetime tests and TLP-method
In the following, results for THALES-LCR single-nger InGaP HBT with an emitter area
Aemitter = 2 ·30 µm2 on IQE PLC Wafer materials are presented:
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Figure 6.20: Development of the normalised gain using temperature stress (T =
294 ◦C) and an elevated DC-level (JC = 40 kA/cm2) and exponential
t.
Figure 6.20 shows the evolution of the current gain of a HBT under elevated temperature condi-
tions and additional DC-stress. A 10%-increase can be observed, which is caused by the so called
hydrogen effect [46]. The hydrogen effect is reported to be responsible for a reduction of recombi-
nation centers in the base and consequently leads to a fast increase of the current gain when bias is
applied (burn-in effect). The rise of the current gain during this phase can be approximated by an
exponential function. Under further bias stress the carbon acceptor de-passivation leads to a higher
effective base doping and consequently to a decrease of the current gain. Comparable results with
HBT and DC Base-Emitter stress are shown in [33]. Results from conventional reliability tests
and from the TLP-method are presented in the following for InGaP/GaAs HBT. These devices
have been tested for more than 6000 hours under a junction temperature T j = 296 ◦C at a current
density JE = 40 kA/cm2 without failure applying conventional Arrhenius like methods.
Figure 6.21 shows the development of the current gain of a HBT from the same technology
under pulsed stress. Under these conditions an increase of the current gain by 4% is observed.
A correlation between both measurement-results is shown comparing 6.20 and 6.21. Therefore, a
relation between the number of pulses and conventional testing time is assumed as the observed
effect is reported to be caused by the current driven hydrogen diffusion mechanisms [33]. Differ-
ences between both measurement results can be explained by technological variations during the
fabrication process as the investigated devices are not originated from the same wafer.
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Figure 6.21: Development of the normalised gain using pulsed stress (tp = 50 ns,
J  400 kA/cm2) and exponential t.
6.3.6 PCM- and RF HBT degradation and failure mechanisms
The B-E-interface was found to be the most critical part [39] because a degradation is observed
for smaller voltages. A rst degradation effect can be observed for a device-specic voltage at
the B-E-interface increasing the base-emitter stress. An additional degradation is detected at the
B-C-interface by further increase of the stress. The degradation of the interfaces is gradually
increased with increasing stress until the breakdown of the device is detected. As the current is
fed into the base-emitter diode of the HBT, one would expect only this junction to degrade by
the stress. Measurements show instead that the B-C diode characteristic of the devices changed,
too. It is assumed that only one defect mechanism is responsible for the degradation of both
diodes. This is called Recombination Enhanced Defect Reaction (REDR) mechanism, which is
explained in [39]. The base leakage current is caused by recombination centers in the base. Some
of the recombination at these centers releases energy directly to the lattice defect and most likely
additional defects are generated. The base current increases as the number of charge carriers in
the base rises above the level of normal operation. Thus, the recombination in the base and the
corresponding REDR effect is enforced. It is proposed here that the defect mechanisms observed
at interfaces are dependent on the material quality.
Figure 6.22 shows the degradation of a PCM HBT (AEmitter = 2 µmX30 µm) after B-E stress.
One can determine initial metal migration and diffusion of the base metalization into the semi-
conductor material providing a B-E short. Further electrical stress would lead to catastrophic
failure due to heat generation, as it is demonstrated in the following for a RF HBT (AEmitter =
2 µmX30 µm). Figure 6.23 shows a RF HBT of which the air-bridge is removed after B-E pulsed
step stress test, which was not stopped after the rst degradation is observed. After catastrophic
failure due to a B-E short, the emitter nger is entirely molten, as one can recognize in the center
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of this REM. On the top and bottom of the REM the contact area of the air-bridge is visible.
Figure 6.22: Optical image of a degraded PCM test HBT after B-E forward stress,
pulse length t p = 100 ns, I = 0.45 A.
Figure 6.23: REM image of a degraded RF HBT after B-E forward pulsed step
stress test, pulse length t p = 50 ns.
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6.4 Simulation results for HBT
A numerical solver has been developed for the simulation of HBT devices at the UNIVERSITY
OF TECHNOLOGY CHEMNITZ by KROZER and GANIS. The solver is based on the principles
following [114] with additional modications. This is a 2D-code with an appropriate interface
condition for hetero-junctions and transient analysis capabilities.
6.4.1 Gummel-Plot
A comparison between simulated and measured Gummel plots is presented in gure 6.24. For
voltages higher than UBE = 1 V it shows a good agreement between measurement and simula-
tion. The deviation in the lower voltage range is due to leakage currents with ohmic characteristic
which are not taken into account in the simulation. Contact resistance is also not considered in the
simulation, which leads to a small deviation under high current densities.
Figure 6.24: Simulated Gummel plots: For the simulation, the following carrier
lifetimes are chosen: τn,EMI = τp,EMI = 8.0 · 10−13 s and tn,BAS =
tp,BAS = 1.0 ·10−10 s.
6.4.2 Variation of Carrier-Lifetime in Base and Collector
The contributions to the base current are:
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 the current from recombination in the quasi neutral emitter (IRec,E) and base (IRec,B)
 the recombination current in the space-charge region (ISCR,E), mainly in the emitter-side,
since the very high base doping results in very thin space charge region in the base-side.
 the current from recombination at the surface of emitter side walls (IS f c,E) and at the surface
of extrinsic base (IS f c,B)
The surface recombination is not taken into account in these simulations to ease the physical
understanding. For lower base-emitter voltages UBE , the space charge recombination in the emitter-
side is the dominant contributor of base current, because of the large extent of the space charge
region as shown in gure 6.25. Current stemming from space charge recombination has typically
an ideality-factor of 2 [115].
Figure 6.25: Recombination-rate in emitter and base at various base-emitter volt-
ages UBE
With the increase of the base-emitter voltage UBE , the space charge region becomes narrower
and the number of injected electrons into the base becomes larger. This leads to the increase of re-
combination in quasi-neutral base which is then the dominant part of base current. Recombination
rate in the quasi-neutral base is proportional to collector current, hence the typical ideality-factor
is 1.
The creation of defects can be expressed by a reduction of the carrier lifetime. Hence, the
variation of the carrier lifetime indicates the amount of stress induced during the test. Figures 6.26
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and 6.27 show simulation results for the impact of the variation of lifetime in emitter and base
region.
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Figure 6.26: Base-lifetime variation on Gummel plot.
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Figure 6.27: Emitter-lifetime variation on Gummel plot.
With these results, one can distinguish whether the stress has an impact on the base or emitter.
It can be observed in gure 6.27 that the variation of the carrier lifetime in the emitter is responsible
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for the increase of base current at low voltages. In this voltage range, the ideality factor is closer
to 2. On the other hand, variation of the minority carrier lifetime in the base has a direct impact on
the DC-current-gain at large base-emitter voltages. Here, the ideality factor is near to 1.
6.4.3 Current density distribution
Applying short pulses (tpulse  τthermal) to the device is equivalent to a current and voltage stress
at the junction and at the volume of the device. Knowing the distribution of current density will
enable to determine which region is more susceptible to electrical stress. The current density
distribution from simulation shows a region with high current density peak around base-emitter-
corner as it is shown in gure 6.28. A current density peak is observed at the base-emitter corner
resulting from the device geometry and electrical conditions. Hence, the area near the base-emitter
corner (especially the hetero-interface and emitter side-wall) is more endangered through current
stress than other regions of the HBT device.
Figure 6.28: Simulated current density distribution
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6.5 Results for Schottky diodes
Whisker-contacted and planar GaAs-based Schottky devices are key elements for signal detec-
tion, mixing and generation in the Terahertz (THz)-frequency range. The devices under test are
the in-house fabricated planar and whisker-contacted mixer diodes as introduced in section 4.2.
The rst reliability tests and results for whisker-contacted diodes are shown in [55] considering
ideality factor and noise temperature as a degradation indicator after accelerated stress tests with
high current densities. BRANDT contributed the rst TLP-investigations on whisker-contacted
diodes [14, 116118] using the pulsed-step stress test approach.
The introduction of a process optimization programme, cf. chapter 5 contributes to the detec-
tion of potential process weaknesses in and reliability improvement of the planar diode fabrication
process. This leads to an understanding of the impact of basic technological process steps on de-
vice quality [55, 83] from the technological point of view with emphasis on the Schottky contact
denition and formation [84, 85]. For the rst time, statistically signicant data is obtained for
fabricated devices in the framework of a DFG1-project in collaboration with the LHFT, UNIVER-
SITÄT ERLANGEN. The automated extraction of IV-characteristics and noise temperature enables
the characterization of hundreds of whisker-contacted diodes for the evaluation of impact of tech-
nological modications and nally results in high-quality whisker-contacted and, after technology
transfer, planar Schottky-devices shown in section 4.2.
The following sections show results from accelerated stress tests using the TLP-method,cf sec-
tion 3.3, which already was shown to be a very fast feedback to the fabrication process of e.g.
TLM-structures or HBT [16, 119], cf. section 6.1 and 6.3. Firstly, thermal time constants of
whisker-contacted and planar mixer diodes are extracted, cf. section 6.5.2. The following sections
will detail the importance of the thermal time constant for the TLP-testing of Schottky devices
as indicated in section 3.2. Section 6.5.3 shows the degradation threshold for coarse degradation.
Section 6.5.4 shows results from electrical ageing using repeated pulse, while section 6.5.5 iden-
ties the inuence of TLP-parameters and technology on device ageing characteristics. For the
IHF Schottky diodes, the occurring degradation mechanisms are identied by IV-measurements
and TEM after Focused Ion Beam (FIB) preparation, cf. section 6.5.6 [106].
6.5.1 Schottky diode TLP test approach
First approaches to TLP-testing of Schottky diodes are performed by Brandt [117, 118] compara-
ble to the pulsed-step stress test. He did not use the advantage of the TLP-method, its exibil-
ity. This work proposes for the rst time the modication of different parameters - namely the
pulse-duration, amplitude and number as well as the duty cycle - for the excitement of different
degradation mechanisms, which are e.g. spontaneous ESD2 damage, migration and diffusion in-
duced defects or degradation mechanisms comparable to those under normal operating conditions.
The test time to device failure can be reduced to 24 hours while exciting degradation characteristics
comparable to the ones of conventional stress tests [119]. Using the TLP-methodology, technology
optimization is accelerated, cf. chapter 5.
The following paragraph details the initiation of degradation mechanisms by applying the TLP-
method and explains the required conditions for the proper use of this accelerated stress test. In
general, devices are tested in forward mode. At rst, the thermal time constant is determined to
be τth = 1.4µs for anode diameters da = 5µm. For subsequent accelerated tests, the pulse duration
1DFG=Deutsche Forschungsgemeinschaft
2ESD=Electrostatic Discharge
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tp = 50...500 ns is kept signicantly below τth for adiabatic operation, i.e. only heating of the inter-
face, which is conrmed by electro-thermally coupled numerical simulation. The pulse amplitude
is set to a level signicantly lower than the one, for which coarse degradation of the device by eld
induced mechanisms is observed applying a pulsed-step stress test of single voltage pulses with in-
creasing amplitude. This test approach shows a sharp threshold for the degradation by eld induced
mechanisms at a current density J = 8.15 ·105 Acm2 . The current density is set to J = 4 ·105 Acm2 for
further experiments. The ideality factor is observed to be the most sensitive parameter to device
degradation.
6.5.2 Thermal time constants
The thermal time constant of Schottky diodes is extracted using the approach described in sec-
tion 3.3.1. For Schottky diodes, one must distinguish between two operation modes:
 diode operation below at-band voltage (UD < ΦBi),
 diode operation above at-band voltage (UD > ΦBi).
Below at-band voltage (UD < ΦBi), the diodes junction temperature increases during the pulse
as the dominating thermal effects occur in the space charge region with high electrical resistance,
R j. This affects the diode saturation current, cf. equation 4.14, and results in a decrease of the
diode voltage. In this case, the substrate is nearly unaffected due to the spreading resistance effect,
cf. section 4.2.3. With increasing forward bias, UD > ΦBi, the depletion width is negligible (i.e.
there is no depletion layer) and thermal heat is generated due to the epi-layer resistance, Repi and
the substrate resistance, Rsub, reducing majority carrier mobility.
In both cases, the resulting exponential decay of the voltage response, UD(t), ts to equa-
tion 6.4. The identication of diode parts contributing to the decay of the voltage response is
unambiguous. Following gure 6.29, the thermal time constant of da = 5µm whisker-contacted
mixer diodes is extracted to τth = 1.4µs.
The peripheral thermal time constant of a planar Schottky-mixer diode, d = 1 µm, is extracted to
τth,p = 7.8µs. From the comparison with the thermal time constant of the whisker-contacted mixer
diode, it is evident, that this is not the junction thermal time constant. Actually, the pulse response
in gure 6.30 shows two distinguishable exponential slopes following equation 6.5. The intrinsic
thermal time constant of da = 5 µm mixer diode is extracted by BRANDT to τth,i = 500 ns [14],
which is consistent with the time-constant τth,i = 100 ns for the diodes with the new design in this
work.
U = U0 +A1 · e−
(t−t0)
τth (6.4)
U = U0 +A1 · e−
(t−t0)
τth,1 +A2 · e−
(t−t0)
τth,2 (6.5)
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Figure 6.29: Thermal time constant for a whisker-contacted mixer diodes with
d = 5 µm.
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Figure 6.30: Two thermal time constant for planar mixer diodes with d = 1 µm
for UD > Ubi.
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Figure 6.31: Two thermal time constant for planar mixer diodes with d = 1 µm
for UD ≈Ubi.
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6.5.3 Pulsed step-stress test
This section shows the degradation threshold for current- and eld induced effects extracted from
pulsed-step stress tests, cf. section 3.3.2, with whisker-contacted process control diodes and planar
THz Schottky mixer diodes.
The degradation threshold for whisker-contacted mixer diodes da = 5 µm is extracted to
Uthreshold = 11.6 V , corresponding to a critical current density of Jcrit = 8.15 · 105 A/cm2. In the
case of a mixer control diodes, d = 1.2 µm, the threshold is determined to Uthreshold = 5.6 V , corre-
sponding to a critical current density of Jcrit = 3 ·105 A/cm2. In the case of planar mixer-Schottky
diodes, d = 0.8 µm, the threshold voltage is determined to Uthreshold = 5.9 V , corresponding to a
critical current density of Jcrit = 4 ·105 A/cm2. These results from the different diodes are in good
agreement even though the degradation threshold is not identical due to the imperfect scaling of
the pulse currents.
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Figure 6.32: Degradation threshold for whisker-diodes.
Figure 6.32 shows the ideality factor of a whisker-contacted mixer diode versus pulse ampli-
tude. It is evident that there is a sharp threshold for the occurring degradation mechanism. The
degradation is assumed to be current-induced as it scales with the current density.
Figure 6.33 shows the modication of the corresponding IV-characteristics. Starting with
Up = 11.6 V there is an initial increase of the saturation current. This is reported in [14] to take
effect at temperatures T=150 °C. At Up = 11.8 V , a strong shift of the IV-characteristic is visi-
ble indicating a signicant modication of the Schottky interface properties. This degradation is
observed to take place for T=400 °C. Finally, with Up = 13 V , the typical Schottky-diode charac-
teristics vanished and the device is entirely destroyed.
Figure 6.34 shows the ideality factor of a planar diode vs. the pulse amplitude. It is evident
that there is a sharp threshold for the occurring degradation mechanism. Figure 6.35 shows the
modication of the corresponding IV-characteristics. The initial heating of the device is not as
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Figure 6.33: Change of the IV-characteristic for whisker-contacted process con-
trol mixer diodes.
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Figure 6.34: Degradation threshold for planar diodes.
signicant as with whisker-diodes, which is due to the good thermal heat sink (the ohmic backside
contact) directly next to the interface. A slight shift of the IV-characteristic is observed after
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Up = 5.8 V . The typical Schottky diode characteristic vanishes with Up = 6 V .
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Figure 6.35: Change of the IV-characteristic for planar diodes.
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6.5.4 Stress test with consecutive pulses
Figure 6.36 shows the ideality factor of a planar diode vs. the number of applied pulses. With
this approach, monitoring of the degradation evolution is possible. In this case, there is only
a slight increase of the ideality factor visible before device failure occurs. Figure 6.37 shows
the modication of the corresponding IV-characteristics. There is a shift in the IV-characteristic
starting with Np = 1 ·107 pulses before device failure occurs at Np = 2 ·108 pulses. This indicates
beginning modication of the barrier due to current-induced diffusion mechanisms. Due to the
good thermal heat sink, no initial temperature effect, e.g. burn-in, is observed.
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Figure 6.36: Change of the ideality factor as a function of the number of applied
pulses for planar diodes.
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Figure 6.37: Change of the IV-characteristic as a function of the number of ap-
plied pulses for planar diodes.
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6.5.5 Influence of TLP-parameters and technology
The rst part of this section experimentally veries the inuence of the different TLP-parameters
denoted in section 3.2 on the degradation evolution. The second part determines the inuence of
different technology parameters on the degradation evolution.
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Figure 6.38: Degradation characteristics for different pulse lengths and different
samples.
Figure 6.38 shows a comparison of the degradation characteristics for tp  τth and for tp being
in the range of τth. Firstly, device lifetime is inverse-proportional to the pulse-length. In the case
of tp = 50 ns and tp = 100 ns an electrically activated burn-in effect is visible. For tp = 500 ns an
additional thermally activated degradation mechanism superposes this effect.
A further experiment clearly identies the thermally activated "burn-in" from the change in the
ideality factor η using different pulse-pause-ratios. This effect is more pronounced for short pulse
periods Tp = 500 ns,5 µs,10µs than for longer pulse periods. Additionally, the slope for device
degradation starting with Np = 106 pulses changes.
The burn-in effect does not occur for rapid-thermally annealed (RTA)-samples. This supports
the interpretation of a thermal activation of this degradation mechanism. In the following, the adia-
batic case is chosen for accelerated stress tests, which compare the inuence of the anode opening
process, in this case CHF3-RIE-etching or SF6-Plasma etching, and show the transfer to a planar
diode, cf. gure 6.40. A quasi-in-situ approach for the metal deposition directly after etching
reduces the oxidation, cf. gure 6.42, of the GaAs surface. The oxidation reduction positively
affects device lifetime as shown in gure 6.40. The quasi-in-situ diodes withstand signicantly
more pulses than the ones from standard processes.
The abrupt degradation and failure is typical for the CHF3 RIE-etched whisker-contacted and
planar diodes. Additionally, one can recognize the absence of a burn-in effect for the RTA-samples,
of which the junction is already annealed before stress. This supports the assumption of a ther-
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Figure 6.39: Degradation characteristics for different pulse periods and different
samples.
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Figure 6.40: Degradation behavior for CHF3-RIE-etched diodes with and with-
out RTA, SF6-Plasma etched anodes and Quasi-in-situ approach.
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mal activation of the burn-in effect which takes place at temperatures T j < 150 °C. Additionally,
the degradation evolution is comparable between whisker-contacted control diodes and the planar
diodes under test. The planar diode does not show the burn-in effect, which is consistent with the
fabrication process including RTA.
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6.5.6 Degradation and failure mechanisms with Schottky devices
The degradation mechanisms for semiconductor devices are coarsely classied as interface related
and metalization related mechanisms as introduced in section 2.2. In the case of Schottky diodes,
metal is integral part of the interface, so that this distinction does not hold without limitations.
Degradation mechanisms for this device are e.g. ESD-like failure, eld induced degradation and
failure and current induced degradation, cf. section 2.2.2. In the case of the electrical ageing with
the TLP-method, the dominating degradation and failure mechanisms are diffusion, migration,
alloy formation and dislocations as detailed in section 2.2.4.
Figure 6.41: TEM image of the Schottky interface coarse degradation (current
density J = 8.15 ·105 Acm2 ), comparable to ESD damage.
Figure 6.41 shows a TEM image of a FIB-prepared Schottky control anode, d = 5 µm, after
pulse-step stress testing. One can clearly identify dislocation propagation in the semiconductor
on the left side of the TEM image, regions with metal migration from the contact into the semi-
conductor due to local current crowding, interdiffusion and regions with alloy formation from Au,
Pt, Ga and As directly at the interface. Figure 6.41 shows an interface, which failed after coarse
degradation using the voltage pulsed-step stress test. This degradation is based on eld induced
material transport mechanisms (e.g. by hot electrons) resulting in metal spikes and migration into
the semiconductor material.
In contrast to this coarse degradation, gure 6.42 shows a TEM-image of the Schottky inter-
face after FIB preparation of a mixer diode Schottky interface, which was electrically stressed
using consecutive pulses. The FIB-preparation and the TEM image is arranged at AMD, Dresden.
 . RESULTS
One can clearly identify an alloy between the GaAs lattice and the Schottky metalization due to
metal interdiffusion. Figure 6.43 shows an energy dispersive x-ray (EDX)-scan of the interface. A
metallic alloy forms at the interface due to current induced Ga interdiffusion [54]. On the other
side, excess As remains on the GaAs side of the interface before the stoichiometric GaAs region
starts. The thickness of the modied interface is approximately 5 nm, which corresponds to es-
timately 10 atomic layers without stoichiometry. This modication of the interface results in an
increase of white noise.
Figure 6.42: TEM image of the Schottky interface after pulsed stress with a cur-
rent density J = 4 ·105 Acm2 .
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Figure 6.43: Vertical EDX-Scan of the stressed interface, cf. gure 6.42.
Chapter 7
Conclusion and Outlook
The presented work interrelates three major actual research topics in the area of III/V- based semi-
conductor technology development for high frequency devices, namely:
 the reliability analysis using electrical pulses (TLP-method) for very fast acceleration of
degradation mechanisms and corresponding physics,
 the identication of degradation mechanisms with HBT using the TLP method and the com-
parison with results from Arrhenius-based lifetime tests,
 the THz-Schottky device and process development with respect to RF properties and relia-
bility and introduction of a process control system.
The objective of this thesis was the implementation of a very fast accelerated reliability test
method (TLP method) and the demonstration of the concept with high-frequency devices with re-
spect to technology and process development. The process development was a prerequisite for
planar Schottky diodes because reliability tests are only justiable for devices with excellent per-
formance. The following sections give a short conclusion of the achieved results and an outlook
on further developments.
7.1 Conclusion
Reliability is a major concern for highest-frequency compound semiconductor devices, which are
applied in security, medical or space applications. The accelerated determination of failure and
degradation mechanisms is a key issue for device and technology development. The rst part
of this work describes a new test methodology for accelerated degradation excitation. The test
methodology presented in this work is demonstrated to allow a very fast feedback to technology
and therefore short optimization cycles for corresponding devices. This Transmission Line Pulsed
(TLP)-method is implemented as a new testing methodology for very fast accelerated excitation
of degradation mechanisms with high-frequency compound semiconductor devices (e.g. HBT,
Schottky diode). A measurement setup is realized for this purpose, which is based on NATIONAL
INSTRUMENTS LABVIEW for hardware control and allows stress and analysis cycles for degra-
dation monitoring directly on-wafer without re-contacting the device under test (DUT) in a very
short time. The realized hardware offers on the one hand very sensitive low-current IV-, CV-, or
S-parameter measurements and on the other hand high-current/voltage conditions for the applica-
tion of electrical pulses.

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Reliability characterization with the TLP-method applies electrical square pulses to the device
with a pulse length shorter than the respective thermal time constant, which is extracted in the
rst step of the test approach. After thermal characterization, The test methodology allows the
separation of eld- or current-induced degradation effects, which are excited with the pulsed-step
stress approach, from diffusion effects, which are excited with the approach using consecutive
pulsed. The capabilities of this method and the comparability to Arrhenius-based stress tests is
demonstrated for an industrial Hetero Bipolar Transistor (HBT)-process and in-house designed
and fabricated THz-Schottky diodes. The very fast feedback to the fabrication process, among
many other research efforts from other research laboratories, enabled the establishment of an Eu-
ropean HBT source on the one hand and the development of a state-of-the-art European planar
Schottky-diode technology for THz-frequencies. With respect to the introduced methodology,
the dominating degradation mechanism are presented for the investigated devices. The presented
metal migration and interdiffusion effects are typical for high-frequency devices with small lateral
dimensions and metal contact systems.
Results for HBT, their PCM- and TLM-structures, which are degraded by different types of
electrical stress (i.e. pulsed step-stress test, stress test with consecutive pulses for electrical ageing)
are shown excluding thermal effects. This method demonstrated to be a sensible and fast diagnostic
tool for the accelerated excitation and detection of defects at the HBT metal contacts and in the
device interfaces. A direct comparison of different devices regarding electrically induced defect
mechanisms is performed directly on wafer within short time. The observed TLP-degradation
behavior is shown to be comparable to Arrhenius-based lifetime prediction stress tests. With HBT,
pulsed stress proves to be an alternative for accelerated reliability tests and process control, which
requires less testing time and allows faster technology optimization. Within this work, the lifetime
of HBT has been improved to more than 6000h under a junction temperature T j = 294 ◦C and a
current density JE = 40KA/cm2. Simulations show, that the degradation mechanisms are mainly
excited in the base-emitter region. With pulsed stress, the base-emitter is stressed selectively and
that is why the formation of defects in this interface is accelerated to a high degree.
The second part of this work helps to reveal potential process weaknesses in the planar IHF
THz-Schottky process. A systematic control and optimization approach leads to a proper under-
standing of lifetime limiting degradation mechanisms of devices using IV- and noise-measurements
as well as TEM and EDX. The TLP method is found to excite RF-operation relevant degradation
mechanisms in a well-directed very fast way and allows a fast feedback to the in-house fabrication
process and proves its applicability in a process control system. With the TLP-approach, the dom-
inating degradation mechanisms are eld- and current induced metal migration and interdiffusion
processes comparable to those reported for Arrhenius-based accelerated reliability tests. Further
work is in progress for a comparison of Arrhenius-based methods and the TLP-method consider-
ing planar THz-Schottky diodes. The THz-capabilities of these devices are enhanced using a new
diode design for the reduction of parasitic capacitances down to Cp = 8.6 f F . The realized diodes
are modeled using a commercial RF-simulation tool (AGILENT ADS) and simulation results are
compared to DC- and S-parameter measurements. With these devices, the realization of uncooled
mixer- and multiplier systems is possible for highest frequency applications. Currently, these de-
vices are integrated with mixer systems for 150 GHz and offer excellent noise temperatures, which
agrees with noise measurements at 5 GHz.
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7.2 Outlook
The presented results give an excellent perspective for the application of the TLP-method in pro-
cess and technology optimization for III/V-based high-frequency devices. The devices under test
require a measurement setup with a high degree of exibility. This can be achieved by the real-
ization another control software, e.g. based on MATLAB, which offers a modular programming
approach and easy extraction of characteristic device parameters due to implementation of ana-
lytic formulas (e.g. for t algorithms). This is a mandatory condition for administration of the
measurement data, which accumulates during measurements. The ULNA section was too slow for
integration with very-fast accelerated stress tests, which is mainly due to the long settling time of
the amplier. Here, one must nd a tradeoff between different requirements, such as low 1/f-noise
oor, high amplication and fast onset. The pulse generator is already at its limit with respect
to maximum output voltage, current and minimum pulse length. New devices with either wide
bandgap or small dimensions require stress tests with a high level of electrical stress or very short
stress duration. For this reason, the integration of a new pulse generator, which fullls these re-
quirements, is a future task The presented measurements set-up in combination with the proposed
modication allows its commercialization, which is still an issue.
Further work on Schottky diodes includes a comparison of TLP-results and Arrhenius-based
test results. These are required tests for space qualication of these devices. Additionally, further
reduction of the parasitic capacitance requires detailed modeling of its constituent parts using Mi-
crowave Studio or Momentum. With this knowledge, a new diode concept can be realized. This
design must include a new wafer design with an additional AlGaAs etch-stop layer for the reduc-
tion of ohmic backside contact dimensions and respective parasitic capacitance. In a next step, the
hybrid integration with lter structures on quartz substrate and with conventionally manufactured
or micro-machined waveguides is possible. These efforts will allow the extraction of further noise
temperatures and give information on device capabilities for even higher frequencies. Finally, this
will lead to the realization of radiometric instruments and opens the path to new developments in
medical and security-related applications (e.g. biometry, exhaust gas control or cancer diagnostic).
At last the path to monolithic integration should be followed.
From the reliability point of view, the test of FET-devices like MESFET or HEMT is the next
logical step, based on the experiences with HBT and Schottky devices. For these devices, ef-
fects like gate-metal sinking (diffusion of Ti-gates into semiconductor) or the hydrogen-effect are
reported with Arrhenius-based stress tests. The gate-metal sinking effect is comparable to the
Schottky interface degradation reported in this work, while hydrogen is an impurity in any com-
pound semiconductor process. Comparative Arrhenius-based stress tests will allow the validation
of TLP results and increase industrial acceptance. The research efforts with the TLP method and
high-frequency compound semiconductor devices showed a lack of computational tools for the
calculation of coupled problems with semiconductor devices, which are in detail:
 a coupled electro-thermally semiconductor solver,
 a coupled physical-semiconductor RF solver.
The realization of these simulation tools or the enhancement of existing numerical solving algo-
rithms would ease the understanding of reliability lifetime bottlenecks in semiconductor devices
(e.g. by beforehand identication of hot spots). These research topics are a precondition for future
effective design and realization of devices for frequencies up to 6 THz.
Symbols
A Area
A∗∗ Effektiv Richardson-constant
Ae f f Effektiv area of the Schottky diode
c Speed of light, 2.99792458 ·1010 [ cms ]
C j Space charge capacity of the Schottky diode
C j0 Space charge capacity of the Schottky diode without bias
C jmin Minimum space charge capacity of the Schottky diode without bias
C jmax Maximum space chafge capacity of the Schottky diode without bias
Cmod Capacity modulation
d Diameter [m]
e Electron charge [C]
E f Fermi energy [eV]
E Electric eld [Vm ]
Eg Bandgap between valence- and conduction band
Ev Energy level of the valence band
f (E) Fermi-distribution [F]
f Frequency [Hz]
fg Cutoff-frequency of a device [Hz]
gm Differential conductivity
h Planck’s constant [J·s]
Id, id Diode current [A]
Isat Saturation current by velocity saturation of electrons [A]
Ip Pulse current [A]
Jsat Saturation current density [ Am2 ]
k Boltzmann’s constant [ JK ]
m0 Free electron mass [kg]
Nc equivalent energy state density at the conduction band
ND Doping concentration of the active n-layer [ 1cm3 ]
ni Intrinsic carrier concentration
Np Number of pulses
ra Anode radius [m]
RB Resistance of the diode [Ω]
Repi Resistance of the epi-layer [Ω]
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R j Depletion layer resistance of a diode [Ω]
Rk Sum of all contact resistances [Ω]
Rsub Resistance of the substrate [Ω]
Rs Series resistance of the diode [Ω]
t Time [s]
T0 Ambient temperature [◦C]
Tj Junction temperature [◦C]
tp Pulse duration [s]
Tp Pulse period [s]
U Voltage [V ]
u Amplitude of alternating voltage [V ]
Ubi Built in potential [V ]
Ubias Bias voltage [V ]
Ubr Diode breakdown voltage [V ]
UD Diode voltage [V ]
Up Pulse voltage [V ]
UT thermal voltage [V ]
vsat Saturation velocity of electrons [ msec ]
wdepl Effective depletion layer width [m]
β Current gain
ε0 Permittivity of the free space, 8.8542 ·10−12 Fm
εr Relative permittivity [ A·sV ·m ]
η Diode ideality factor
µ0 Permeability of the free space, 1.256637 ·10−6 V sAm
µr Relative permeability [ V ·sA·m ]
ρ Spezic resistance [Ωm ]
σs Complex conductivity of a semiconductor [ Sm ]
Φ0 Surface state energy level [eV ]
Φ0 Workfunction for electrons [eV ]
ΦB0 Schottky potential barrier without lowering [eV ]
ΦBn Schottky potential barrier with lowering [eV ]
∆Φ Schottky potential barrier lowering [eV ]
σ Specic conductivity [ mΩ ]
τ Time constant [s]
τth Thermal time constant [s]
χH Electron afnity of a semiconductor
Acronyms
AC Alternating current
AD Analog Digital Conversion
As Arsenic
AlGaAs Aluminumgalliumarsenide
Au Gold
Be Berryllium
B−E Base-Emitter
B−C Base-Collector
C Carbon
CH Carbonhydroxid
C/V Capacity/Voltage
DC Direct current
DUT Device under test
e-beam Elektron beam
EDX Energy dispersive x-ray
Epi, Epi-layer Epitactically grown layer
ESA European Space Agency
ESD Electrostatic discharge
FET Field effect transistor
FIB Focussed ion beam
Ga Gallium
GaAs Gallium arsenide
Ge Germanium
GHz Gigahertz
H2O2 Hydrogenperoxide
HCl Hydrochloric acid
HBT Heterostructur Bipolar Transistor
HBV Heterostructur Barrier Varactor
HEMT High electron mobility transistor
HF,RF High-frequency, Radiofreqeuency
IHF Institut für Hochfrequenztechnik
I/V Current/Voltage
InGaAs Indium gallium arsenide
InGaP Indium gallium phosphide
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InP Indium phosphide
ISO International Standards Organisation
kHz Kilohertz
MBE Molecular beam epitaxy
MDS Microwave Design System
MEMS Micro Electro Mechanical Systems
MESFET Metal semiconductor FET
MHz Megahertz
MMIC Microwave monolithic integrated circuits
MOCVD Metal organic chemical vapour deposition
NH3 Ammonium
Ni Nickel
PECVD Plasma enhanced chemical vapour deposition
PCM Process control model
Pt Platinum
REDR Reaction enhanced defect reaction
RIE Reactive ion etching
RLZ/SCR Depletion layer / Space charge region
RTA Rapid thermal annealing
SCR Space charge region
S.I. Semi-insulating
SiGe Silicon Germanium
Si3N4 Silicon nitride
SiO2 Silicon dioxide
SiON Phase from Silicon oxide and -nitride
TEM Transmission electron microscopy
THz Terahertz
Ti Titan
TLM Transmission line model
TLP Transmission line pulse
ULNA Ultra low noise amplier
Bibliography
[1] W. Shockley, Theory of p-n junctions in semiconductors and p-n junction transitors, Bell
Sys. Tech. J., vol. 28, pp. 435489, 1949.
[2] J. Bardeen and W. H. Brattain, The transistor, a semiconductor triode, Physics Review,
vol. 74, pp. 230231, July 1947.
[3] J. Raymond M. Warner, Microelectronics: Its unusual origin and personality, IEEE Trans.
on Electron Devices, vol. 48, Nov. 2001.
[4] H. Kroemer, Zur Theorie des Diffusions- und des Drifttransistors, Part III, Arch. Elektr.
Übertragung, vol. 8, pp. 499504, Nov. 1954.
[5] H. Kroemer, Quasielectric and quasimagnetic elds in nonuniform semiconductors, RCA
Rev., vol. 18, pp. 332342, 1957.
[6] H. Kroemer, Heterostructure bipolar transistors and integrated circuits, Proc. IEEE,
vol. 70, pp. 1325, 1982.
[7] P. H. Siegel, R. P. Smith, M. C. Gaidis, and S. C. Martin, 2.5-THz GaAs monolithic
membrane-diode mixer, IEEE Transactions on Microwave Theory and Techniques, vol. 47,
pp. 596604, May 1999.
[8] G. Chattopadhyay, E. Schlecht, J. S. Ward, J. J. Gill, H. H. S. Javadi, F. Maiwald, and
I. Mehdi, An all-solid-state broad-bend frequency multiplier chain at 1500 ghz, IEEE
Transactions on Microwave Theory and Techniques, vol. 52, pp. 15381547, May 2004.
[9] A. Maestrini, J. S. Ward, J. J. Gill, H. Javadi, E. Schlecht, G. Chattopadhyay, F. Maiwald,
N. R. Erickson, and I. Mehdi, A 1.7-1.9 THz local oscillator source, IEEE Microwave And
Wireless Components Letters, vol. 14, pp. 253255, June 2004.
[10] S. M. Marazita, W. L. Bishop, J. L. Hesler, K. Hui, W. E. Bowen, and T. W. Crowe, Inte-
grated GaAs Schottky mixers by spin-on-dielectric wafer bonding, IEEE Transactions on
Electron Devices, vol. 47, pp. 11521157, June 2000.
[11] D. Young and A. Christou, Failure mechanism models for electromigration, IEEE Trans-
actions On Reliability, vol. 48, pp. 186192, June 1994.
[12] N. Pan, R. E. Welser, and K. S. Stevens, Reliability of InGaP and AlGaAs hbt, IEICE
Trans. Electron, vol. E84-C, pp. 13661371, Oct. 2001.
[13] H. J. Wür, Herstellung und Untersuchung zuverlässiger Metallkontakte auf GaAs zur En-
twicklung von hochtemperaturstabilen Halbleiterbauelementen. PhD thesis, TU Darmstadt,
Karolinenplatz 5, Jan. 1989. Also available as ISBN 3-18-144321-2, ISSN 0178-9481.

BIBLIOGRAPHY 
[14] M. Brandt, Verbindungshalbleiter-Mikrosensorik mit integrierter Telemetrie und Zuverläs-
sigkeit relevanter III-V-Bauelemente. PhD thesis, TU Darmstadt, Karolinenplatz 5, June
2000. Also available as ISBN 3-8265-7753-1, ISSN 0945-0718.
[15] C. Sydlo, B. Mottet, M. Schüßler, M. Brandt, and H. L. Hartnagel, A method for HBT
process control and defect detection using pulsed electrical stress, in 11th ESREF 2000
Conf. Proc., vol. 1, (Dresden, Germany), pp. 14491453, Oct. 2000.
[16] B. Mottet, C. Sydlo, and H. L. Hartnagel, Pulsed electrical stress techniques for the detec-
tion of non-thermal lifetime-problems with semiconductor devices and their IC’s, in 30th
European Microwave Conf. Proc., vol. 1, (Paris, France), pp. 3943, Oct. 2000.
[17] C. Sydlo, B. Mottet, H. Ganis, H. L. Hartnagel, V. Krozer, S. L. Delage, S. Cassette,
E. Chartier, D. Floriot, and S. Bland, Defect detection and modelling using pulsed elec-
trical stress for reliability investigations of InGaP HBT, in 12th ESREF 2001 Conf. Proc.,
vol. 1, (Bordeaux, France), pp. 15671571, Oct. 2001. ESREF 2001 Best Paper Award.
[18] C. Sydlo, M. Saglam, B. Mottet, M. Rodriguez-Girones, and H. L. Hartnagel, Reliability
investigations on HBV using pulsed electrical stress, Microelectronics Reliability, vol. 42,
pp. 15631568, Oct. 2002.
[19] C. Sydlo, K. Mutamba, L. D. Krnic, B. Mottet, and H. L. Hartnagel, Reliability studies on
integrated GaAs power-sensor structures using pulsed electrical stress, Microelectronics
Reliability, vol. 43, pp. 19291933, Oct. 2003.
[20] M. Saglam, Technologiebeiträge zu Heterobarrierenvaraktoren auf III-V-Halbleitern für
THz-Anwendungen. PhD thesis, TU Darmstadt, Karolinenplatz 5, Mar. 2003. Also available
as ISBN 3-8322-2009-7, ISSN 0945-0718.
[21] A. Grüb, Technologieentwicklung für Terahertz-Schottkydioden und Nanometer-Strukturen.
PhD thesis, TU Darmstadt, Karolinenplatz 5, 1991.
[22] A. Simon, Konzeption und Technologieentwicklung von Schottkydioden für Anwendungen
im Terahertzbereich. PhD thesis, TU Darmstadt, Karolinenplatz 5, Nov. 1996. Also avail-
able as ISBN 3-8265-2418-7, ISSN 0945-0718.
[23] C.-I. Lin, Hybrid- und Monolithisch-Integrierte THz-Elektronik mit Pt/n-GaAs-
Schottkydioden. PhD thesis, TU Darmstadt, Karolinenplatz 5, Mar. 2000. Also
available as ISBN 3-8265-8448-1, ISSN 0945-0793.
[24] D. o. D. Military, MIL-217, reliability prediction of electronic equipment, Military hand-
book 217 e, 1986.
[25] I. S. C. (ISO), ISO 9000, Technical Committee 176, 1983.
[26] S. Arrhenius, Über die Reaktionsgeschwindigkeit bei der Inversion von Rohrzucker durch
Säuren, Zeitschrift für Physikalische Chemie Stochiometrie und Verwandtschaftslehre,
vol. 4, no. 2, pp. 226248, 1889.
[27] A. K. Galwey and M. E. Brown, A theoretical justication for the application of the arrhe-
nius equation to kinetics of solid state reactions(mainly ionic crystals), Proc. R. Soc. Lond.
A, vol. 450, pp. 501512, 1995.
 BIBLIOGRAPHY
[28] C. Sydlo, K. Mutamba, L. D. Krnic, B. Mottet, and H. L. Hartnagel, Reliability studies
on integrated GaAs power-sensor structures using pulsed electrical stress, in 14th ESREF
2003 Conf. Proc., vol. 1, (Bordeaux, France), pp. 19291933, Oct. 2003.
[29] A. E. Fick, Über Diffusion, Ann. Physik, vol. 170, pp. 5986, 1855.
[30] D. W. Malone and R. E. Hummel, Electromigration failure of integrated circuit metalliza-
tions subjected to high-frequency pulsed currents, Journal Of Applied Physics, vol. 83,
no. 11, pp. 57505760, 1998.
[31] X. Gui, J. H. Haslett, S. K. Dew, and M. J. Brett, Simulation of temperature cycling effects
on electromigration behavior under pulsed current stress, IEEE Transactions On Electron
Devices, vol. 45, no. 2, pp. 380386, 1998.
[32] A. Dasgupta and M. Pecht, Material failure mechanims and damage models, IEEE Trans-
actions On Reliability, vol. 40, pp. 186192, Dec. 1991.
[33] S. Cassette, S. L. Delage, E. Chartier, D. Floriot, M. A. Poisson, J. C. Garcia, C. Grattepain,
J. M. Arroyo, R. Plana, and S. W. Bland, Hydrogen-related effects in GaInP/GaAs HBT’s:
incorporation, removal and inuence on device reliability, Materials Science & Engineer-
ing B, vol. B80, pp. 279283, 2001.
[34] J. Li and A. Dasgupta, Failure mechanism models for material ageing due to interdiffu-
sion, IEEE Transactions on Reliability, vol. 43, pp. 210, Mar. 1994.
[35] M. J. Howes and D. V. Morgan, Reliability and Degradation. Chichester: John Wiley &
Sons, Ltd, 1981. ISBN 0-471-28028-3.
[36] K.-H. Kretschmer, Die laterale Materialwanderung zwischen Elektroden und ihr Einuss
auf die Zuverlässigkeit von GaAs-Bauelementen. PhD thesis, TU Darmstadt, Karolinenplatz
5, Jan. 1988. Also available as ISBN 3-18-147609-9, ISSN 0178-9422.
[37] D. Ensling, Hochauösende Photoelektronenspektroskopie zur Untersuchung nass-
chemisch hergestellter Pt/n-GaAs-Schottky-Kontakte, Master’s thesis, TU Darmstadt,
Karolinenplatz 5, Apr. 2001.
[38] C. Maneux, N. Labat, N. Saysset, A. Touboul, Y. Danto, J. Dangla, P. Launay, and J.-M. Du-
mas, Analysis of the surface base current drift in GaAs HBT’s, Microelectron. Reliability,
vol. 36, no. 11/12, pp. 19031906, 1996.
[39] W. Liu, Handbook of III-V Heterojunction Bipolar Transistors. New York: John Wiley &
Sons Inc., 1998. ISBN 0-471-24904-1.
[40] M. G. Adlerstein and J. M. Gering, Current induced degradation in GaAs HBT’s, IEEE
Transactions on Electron Devices, vol. 47, pp. 434438, Feb. 2000.
[41] T. Henderson, Effects of electrostatic discharge on GaAs-based HBTs, in GaAs Symp.
Proc., pp. 147150, 1997.
[42] R. E. Petersen, Study of the ageing characteristics of III/V electronic components using
high-resolution in-situ measurements. PhD thesis, Universiteit Limburg, Instituut voor Ma-
terialonderzoek, 2003.
BIBLIOGRAPHY 
[43] W. Liu, E. Beam, and T. Henderson, Extrinsic base surface passivation in GaInP/GaAs
heterojunction bipolar transistors, IEEE Electron Device Letters, vol. 14, no. 6, pp. 301
303, 1993.
[44] S. L. Delage, S. Cassette, M.-A. diForte Poisson, D. Floriot, E. Chartier, P. Etienne,
P. Galtier, and J.-P. Landesmann, The correlation between material properties and HBT
reliability, in Proceedings of the 1999 GAAS Conference, (München, Germany), pp. 246
251, 1999.
[45] T. Henderson, V. Ley, T. Kim, T. Moise, and D. Hill, Hydrogen-related burn-in in
GaAs/AlGaAs HBTs and implications for reiability, IEDM Technical Digest, pp. 203206,
1996.
[46] M. Borgarino, R. Plana, S. L. Delage, F. Fantini, and J. Graffeuil, Inuence of surface
recombination on the burn-in effect in microwave GaInP/GaAs HBT’s, IEEE Trans. on
Electron Dev., vol. 46, pp. 1016, Jan. 1999.
[47] Y. Ota, M. Yanagihara, and M. Nakamura, Failure mode analysis of AlGaAs/GaAs HBTs
using electrostatic discharge method, Solid-State Electronics, vol. 38, no. 12, pp. 2005
2010, 1995.
[48] N. Bovolon, R.Schultheis, J. Müller, and P. Zwicknagel, Analysis of the short-term DC-
current gain variation during high current density-low temperature stress of AlGaAs/GaAs
heterojunction bipolar transistors, IEEE Trans. on Electron Devices, vol. 47, pp. 274281,
Feb. 2000.
[49] S. ichi Tanaka, H. Shimawaki, K. Kashara, and K. Honjo, Characterization of current-
induced degradation in Be-doped HBT’s based on GaAs and InP, IEEE Transactions on
Electron Devices, vol. 40, pp. 11941201, July 1993.
[50] K. A. Christianson, Reliability of III-V based heterojunction bipolar transistors, Micro-
electron. Reliab., vol. 38, no. 1, pp. 153161, 1997.
[51] A. J. Franklin, V. M. Dwyer, and D. S. Campbell, Thermal breakdown in GaAs MES
diodes, Solid state electronics, vol. 33, no. 8, pp. 10551064, 1990.
[52] V. M. Dwyer, A. J. Franklin, and D. S. Campbell, Thermal failure in semiconductor de-
vices, Solid state electronics, vol. 33, no. 5, pp. 553560, 1990.
[53] C. Canali, F. Chiussi, F. Fantini, L. Umenza, and M. Vanzi, Electromigratin effects in
power MESFET rectifying and ohmic contact, Electronics Letters, vol. 23, pp. 364365,
Apr. 1987.
[54] S. P. Murarka, High-temperature stability of Au-Pt/n-GaAs Schottky barrier diodes, Solid
State Electronics, vol. 17, pp. 869876, 1974.
[55] A. Grüb, V. Krozer, A. Simon, and H. L. Hartnagel, Reliability and micro-structural proper-
ties of GaAs Schottky diodes for submillimeter-wave applications, Solid State Electronics,
vol. 37, pp. 19251931, 1994.
 BIBLIOGRAPHY
[56] M. Rodriguez-Girones Arboli, Monolithic Integration of Non-Linear Circuits for Terahertz
Applications. PhD thesis, TU Darmstadt, Karolinenplatz 5, Mar. 2003. Also available as
ISBN 3-8322-1060-1, ISSN 0945-0793.
[57] C. J. Madams, D. V. Morgan, and M. J. Howes, Outmigration of gallium from Au-GaAs
interfaces, Electronics Letters, vol. 11, pp. 574575, Nov. 1975.
[58] S. H. Wemple, W. C. Niehous, H. Fukui, J. C. Irving, H. M. Cox, J. C. M. Whang,
J. DiLorenzo, and W. O. Schlosser, Long-term and instantaneous burnout in GaAs power
FET’s: Mechanisms and solutions, IEEE Transactions On Electron Devices, vol. ED-28,
no. 7, pp. 834840, 1981.
[59] J. M. Dumas, D. Leccrosnier, and J. F. Bresse, Analysis of surface-induced degradation of
GaAs power MESFET’s, IEEE Electron Device Letters, vol. EDL-6, no. 4, pp. 192194,
1985.
[60] J. M. Dumas, D. Leccrosnier, J. Paugam, and C. Vuchener, Comparative reliability study
of GaAs power MESFET’s: Mechanisms for surface-induced degradation and a reliable
solution, Electronics Letters, vol. 21, no. 3, pp. 115116, 1985.
[61] J. Wür, B. Merkl, and U. Nold, Suitability of GaAs Schottky metallizations for continous
device operation and elevated temperatures up to 300 ◦C: A comparative study, Interna-
tional Journal Electronics, vol. 66, no. 3, pp. 437444, 1989.
[62] J. J. Whalen, M. C. Calcatera, and M. L. Thorn, Microwave nanosecond pulse burnout
properties of GaAs MESFET’s, IEEE Transactions Microwave Theory and Techniques,
vol. MTT-27, no. 12, pp. 10261031, 1979.
[63] A. J. Franklin and V. M. Dwyer, ESD degradation in GaAs MES structures, Solid state
electronics, vol. 34, no. 10, pp. 10911102, 1991.
[64] M. Schüßler, V. Krozer, K. H. Bock, M. Brandt, L. Vecci, R. Losi, and H. Hartnagel, Pulsed
reliability investigations of Schottky diodes and HBT, Microelectronics Reliability, vol. 36,
pp. 19071910, Oct. 1996.
[65] J. M. Hu, D. Barker, A. Dasgupta, and A. Arora, Role of failure-mechanism identication
in accelerated testing, in Annual Reliability and Maintainability Symposium, pp. 181187,
Jan. 1992.
[66] T. Maloney and N. Khurana, Transmission line pulsing techniques for circuit modelling of
ESD phenomena, in Proc. of the EOS/ESD Symposium, pp. 4954, 1985.
[67] E. S. D. Association, Electrostatic discharge sensitivity testing transmission line pulse
(TLP) component level, ESD DSP5.1.1-2003, 2003. ISBN: 1-58537-080-0.
[68] D. C. Wunsch and R. R. Bell, Determination of threshold failure levels of semiconductor
diodes and transistors due to pulse, IEEE Trans. Nuc.Sci., vol. Ns-17, pp. 244259, Dec.
1969.
[69] M. Schüßler, B. Mottet, C. Sydlo, and H. Hartnagel, Model for the decrease in HBT col-
lector current under DC stress based on recombination enhanced defect reactions, in 11th
ESREF 2000 Conf. Proc., vol. 1, (Dresden, Germany), pp. 17331738, Oct. 2000.
BIBLIOGRAPHY 
[70] H. Wolf, H. Gieser, and W. Wilkening, Pulsed thermal characterization of a reverse biased
pn-junction for ESD HBM simulation, Microelectronics Reliability, vol. 36, no. 11/12,
pp. 17111714, 1996.
[71] M. Brandt, H. Ganis, V. Krozer, M. Schüßler, C. Sydlo, B. Mottet, S. Cassette, S. Delage,
and H. Hartnagel, Fast physics based III-V on-wafer reliability characterisation, in Inte-
grated Reliability Workshop Final Report, IRPS 2000, (San Jose, CA, USA), pp. 171174,
Apr. 2000.
[72] L. K. J. Vandamme, Noise as a diagnostic tool for quality and reliability of electronic
devices, IEEE Transactions on Electron Devices, vol. 41, pp. 21672187, Nov. 1994.
[73] O. Zinke and H. Brunswig, Hochfrequenztechnik I/II. Berlin: Springer-Verlag, 1995. ISBN
3-540-58070-0.
[74] J. Scarpulla, Microwave/RF MMIC reliability, in IEEE IRPS 2004 Tutorial Notes, Sunday,
(Phoenix, Az, USA), pp. 231.124, Apr. 2004.
[75] A. Sweet, MIC&MMIC amplier and oscillator circuit design. Norwood, MA: Artech
House, 1990.
[76] J. J. Liou, Reliability of AlGaAs/GaAs heterojunction bipolar transistors: An overview (in-
vited), in Proceedings of the 1998 Second IEEE International Caracas Conference, pp. 14
21, 1998.
[77] I. Vurgaftman and J. R. Meyer, Band parameters for III-V semiconductors and their alloys,
Journal of Applied Physics, vol. 89, pp. 58155875, June 2001.
[78] J. J. Ebers and J. L. Moll, The tranistor model, Proceedings IRE, vol. 42, 1954.
[79] V. Mottonen, H. Hakojarvi, J. Mallat, T. Karttaavi, A. Raisanen, and J. Tuovinen, Com-
parative on-wafer measurements of European Schottky diodes, ESTEC Contract No.
11655/95/NL/PB, vol. Summary report (Part I TUD diodes), pp. 126, 2004.
[80] H. L. Hartnagel, V. Ichizli, and M. Rodriguez-Girones, Surface / interface issues in THz
electronics, Applied Surface Science, vol. 190, pp. 428436, 2002.
[81] H. L. Hartnagel and C. I. Lin, Passivation of compound-semiconductor surfaces for low-
noise Terahertz devices, in International Seminar on Semiconductor Surface Passivation,
(Ustron, Poland), Sept. 1999.
[82] J. M. Miranda, C.-I. Lin, M. Brandt, M. Rodriguez-Girones, H. L. Hartnagel, and J. L. Se-
bastian, Inuence of reactive ion etching technologies on the microwave trap noise gener-
ated in Pt/n-GaAs Schottky diode interfaces, IEEE Electron Device Letters, vol. 21, no. 11,
pp. 515517, 2000.
[83] O. Cojocari, B. Mottet, M. Rodriguez-Girones, S. Biber, L.-P. Schmidt, and H. L. Hart-
nagel, Whisker-device-based optimization of fabrication process for planar THz Schottky
diodes, in 3rd ESA Workshop on Millimetre Wave Technology and Applications Conf. Proc.,
vol. WPP-212, (Millilab, Espoo, Finland), pp. 255260, May 2003.
 BIBLIOGRAPHY
[84] O. Cojocari, B. Mottet, M. Rodriguez-Girones, S. Biber, L. Marchand, L.-P. Schmidt, , and
H. L. Hartnagel, A new structural approach for uniform sub-micrometer anode metalliza-
tion of planar THz Schottky components, Semiconductor science and technology, vol. 19,
pp. 537542, 2004.
[85] S. Biber, L.-P. Schmidt, O. Cojocari, B. Mottet, M. Rodriguez-Girones, and H. L. Hart-
nagel, Systematic qualtity assessment of Schottky diodes for THz-applications, in 3rd
ESA Workshop on Millimetre Wave Technology and Applications Conf. Proc., vol. WPP-
212, (Millilab, Espoo, Finland), pp. 237242, May 2003.
[86] S. Biber, O. Cojocari, G. Rehm, B. Mottet, M. Rodriguez-Girones, L.-P. Schmidt, and H. L.
Hartnagel, A novel system for systematic microwave noise and DC characterization of ter-
hahertz Schottky diodes, IEEE transactions on instrumentation and measurement, vol. 53,
pp. 17, Apr. 2004.
[87] H. Schmundt, Splitternackt auf dem Monitor, Der Spiegel, vol. 47/2002, pp. 178180,
2002.
[88] B. Kögel, Zuverlässigkeitsuntersuchungen an THz-Schottkydioden mit der TLP-
Methode, Master’s thesis, TU Darmstadt, Karolinenplatz 5, Oct. 2003.
[89] S. M. Sze, Physics of Semiconductor Devices. New York: John Wiley & Sons Inc., 1981.
[90] J. Szuber, G. Hollinger, and E. Bergignat, Sulde passivation of GaAs surface, Electron
Technology, vol. 31, no. 3/4, pp. 110, 1998.
[91] M. Lyakas, R. Zaharia, and M. Eizenberg, Analysis of non-ideal Schottky and p-n junc-
tion diodes - extraction of parameters from I-V plots, Journal of Applied Physics, vol. 78,
pp. 54815489, Nov. 1995.
[92] A. Jelenski, A. Grüb, V. Krozer, and H. L. Hartnagel, New approach to the design and the
fabrication of THz Schottky barrier diodes, IEEE Transactions on Microwave Theory and
Techniques, vol. 41, pp. 549557, 1993.
[93] P. A. Schumann and E. E. Gardner, Application of multilayer potential distribution to
spreading resistance correction factors, Naturwissenschaften, vol. 26, p. 843, 1938.
[94] J. T. Louhi and A. V. Räisänen, On the modeling and optimization of Schottky varactor
frequency multipliers at submilimeter wavelengths, IEEE Trans. Microwave Theory and
Frequencies, vol. 43, no. 4, pp. 401407, 1995.
[95] L. E. Dickens, Spreading resistance as a function of frequency, IEEE Trans. on Microwave
Theory and Techniques, vol. 15, pp. 101109, Feb. 1965.
[96] K. Huber, Heterodyn-Radiometrie mit ungekühlten Schottkydioden-Mischern bei 2,5 THz.
PhD thesis, Universität Erlangen-Nürnberg, Lehrstuhl für Hochfrequenztechnik, Dec. 2001.
Also available as ISBN 3-9804697-4-3.
[97] J. A. Calviello, J. L. Wallace, and P. R. Bie, High performance GaAs quasi-planar varactors
for milimeter waves, IEEE Transactions on Electron Devices and Techniques, vol. ED21,
pp. 624630, Oct. 1974.
BIBLIOGRAPHY 
[98] U. V. Bhapkar and T. W. Crowe, Analysis of the high frequency series impedance of GaAs
Schottky diodes by a nite difference technique, IEEE Transactions on Microwave Theory
and Techniques, vol. 40, pp. 886894, May 1992.
[99] K. S. Champlin and G. Eisenstein, Cutoff frequency of submillimeter Schottky-barrier
diodes, IEEE Trans. on Microwave Theory and Techniques, vol. 26, pp. 3134, Jan. 1978.
[100] J. A. Copeland, Diode edge effect on doping-prole measurements, IEEE Trans. on Elec-
tron Devices, vol. 17, pp. 401407, May 1970.
[101] J. T. Louhi, The capacitance of a small circular Schottky diode for submillimeter wave-
lengths, IEEE Microwave and Guided Wave Letters, vol. 4, pp. 107108, Apr. 1994.
[102] H. Hjelmgren, E. Kollberg, and L. Lundgren, Numerical simulations of the capacitance of
forward-biased Schottky diodes, Solid-State Electronics, vol. 34, no. 6, pp. 587590, 1991.
[103] Y. Zhu, J. Twygnam, M. Yagura, M. Hasegawa, Y. Eguchi, A. Yamada, E. Suematsu,
K. Sakuno, H. Sato, and N. Hashizume, Analytical expression of transient thermal response
of self-heating semiconductor devices, IEEE MTT-S Digest, vol. TH"B-7, pp. 13571360,
1998.
[104] V. Ichizli, M. Rodriguez-Girones, L. Marchand, C. Garden, O. Cojocari, B. Mottet, and
H. L. Hartnagel, Process control and failure analysis implementation for THz Schottky-
based components, Microelectronics Reliability, vol. 42, pp. 15931596, Oct. 2002.
[105] V. Ichizli, M. Rodriguez-Girones, L. Marchand, C. Garden, O. Cojocari, B. Mottet, and
H. L. Hartnagel, Process control and failure analysis implementation for THz Schottky-
based components, in 13th ESREF 2002 Conf. Proc., vol. 1, (Rimini, Italy), pp. 15931596,
Oct. 2002.
[106] B. Mottet, C. Sydlo, B. Kögel, O. Cojocari, Q. de Robillard, and H. L. Hartnagel, The
impact of process optimization on planar THz-Schottky device reliability, in IEEE Inter-
national Reliability Physics Symposium Proceedings, vol. 42 annual, (Phoenix, Arizona,
USA), pp. 575576, Apr. 2004.
[107] V. Ichizli, M. Rodriguez-Girones, L. Marchand, C. Garden, O. Cojocari, B. Mottet, and
H. L. Hartnagel, Process control and failure analysis methods for THz Schottky-based
components, in ESCCON 2002 Conf. Proc., vol. 1, (Toulouse, France), Sept. 2002.
[108] T. Henderson, Model for degradation of GaAs/AlGaAs HBTs under temperature and cur-
rent stress, IEDM Tech. Digest, pp. 811814, 1995.
[109] K.-H. Kretschmer and H. L. Hartnagel, Interelectrode metal migration on GaAs, IEEE
Rel. Phys., vol. 25th Annual Proc., pp. 102106, 1987.
[110] S. Mohammadi, D. Pavlidis, and B. Bayraktaroglu, Relation between low-frequency noise
and long-term reliability of single AlGaAs/GaAs power HBT’s., IEEE Trans. on Electron
Devices, vol. 47, Apr. 2000.
[111] W. Liu, Failure mechanisms in AlGaAs/GaAs power HBTs, IEEE Trans. on Electron
Devices, vol. 43, 1996.
 BIBLIOGRAPHY
[112] M. R. Brozel and G. E. Stillman, Properties of gallium arsenide, third edition, Inspec, The
Institution of Electrical Engineers, pp. 8189, 1996.
[113] J. J. Liou, C. I. Huang, and B. Bayraktaroglu, Base and collector leakage currents of Al-
GaAs/GaAs HBTs, J. Appl. Phys., vol. 76, p. 3187 ff., 1994.
[114] J. J. Liou, Principles and Analysis of AlGaAs/GaAs Heterojunction Bipolar Transistor. New
York: Artech House Inc., 1996.
[115] W. Liu, Diode ideality factor for surface recombination current in AlGaAs/GaAs hetero-
junction bipolar transistors, IEEE Trans. on Electron Devices, vol. 39, Dec. 1992.
[116] M. Brandt and al., Characterisation of reliability of compound semiconductor devices using
electrical pulses, Microelectron. Reliab., vol. 36, no. 11/12, pp. 18911894, 1996.
[117] M. Brandt, M. Schüßler, E. Parmeggiani, C. Lin, A. Simon, and H. Hartnagel, Thermal
simulation and characterisation of the reliability of THz Schottky diodes, Microelectron.
Reliab., vol. 37, no. 10/11, pp. 16631666, 1997. ESREF 1997 Best Paper Award.
[118] M. Brandt, M. Schüßler, C. Lin, A. Simon, and H. Hartnagel, Transmission line pulse
based reliability investigations of THz Schottky diodes, Proceedings Third ESA Electronic
Components Conference, vol. ESA SP395, July 1997.
[119] C. Sydlo, B. Mottet, H. Ganis, H. L. Hartnagel, V. Krozer, S. L. Delage, S. Cassette,
E.Chartier, D. Floriot, and S. Bland, Defect detection and modelling using pulsed electri-
cal stress for reliability investigations of InGaP HBT, Microelectronics Reliability, vol. 41,
pp. 15671571, Oct. 2001.
Appendix A
Simulation
A.1 ADS-model following Dickens
Figure A.1: ADS2003C-Model of the IHF THz-Schottky diode following Dick-
ens.

 A. SIMULATION
A.2 ADS-model following Calviello
Figure A.2: ADS2003C-Model of the IHF THz-Schottky diode following
Calviello.
Appendix B
Wafer Material
B.1 Planar Schottky diode wafer structure
Structure A is the wafer design for mixer diodes, structure B the one for varactor diodes. The
two different wafer designs differ in the epi-layer thickness, which is designed for a low epi-layer
resistance in the case of mixer diodes and acceptable reverse breakdown voltage in the case of
varactor diodes. The wafers are passivated with a SiOx-layer. The etch-stop layer is mandatory
for the realization of the ohmic contact on the backside. The total thickness of the 4-inch wafer
EE2285 is 2800 nm, the sheet resistance 4.6 Ω/sq, the thickness of the 4-inch wafer EE2286 3310
nm and the sheet resistance 4.7 Ω/sq.
30 nm GaAs: Si
4E18 −> 3E17 cm^−3
3E17 cm^−3
70 nm GaAs: Si
50 nm GaAs: Si
5E18 −> 7E17 cm^−3
7E17 cm^−3
560 nm GaAs: Si
Structure A: Structure B
n+ GaAs: Si−Substrate (n>2x10^18 cm^−3)
Passivation layer: 280 nm SiOxN
2000 nm GaAs: Si 4E18 cm^−3
500 nm Al    Ga    As: etch−stop layer
200 nm GaAs
EE 2286, passivated with SiOxN 280 nm
EE 2285, passivated with SiOxN 280 nm
Structure A, defect density: 43 /cm^2, >0.8  mµ
Structure B, defect density: 38 /cm^2, >0.8  mµ
0.55 0.45
Figure B.1: Wafer design for planar Schottky diodes

 B. WAFER MATERIAL
B.2 Whisker-contacted Schottky diode wafer structure
The different wafer designs are used for mixer diode technology optimization using whisker-
contacted diodes. The difference between the different structures is the epi-layer doping. The
epi-layer is grown on 3-inch n+ GaAs-substrate. The wafers are passivated with a SiOx-layer and
thinned to a thickness of 70 . . .90µm, before further processing
7E17 cm^−3
50 nm GaAs: Si
3E17 cm^−3
70 nm GaAs: Si
1E18 cm^−3
40 nm GaAs: Si
30 nm GaAs: Si
5E18 −> 7E17 cm^−3
30 nm GaAs: Si
5E18 −> 3E17 cm^−3
30 nm GaAs: Si
5E18 −> 1E18 cm^−3
EE 1985, passivated with SiOxN Run 1 on 17.05.2001
Structure C, defect density: 3.7 /cm^2, Dicke=250 nm
Structure A: Structure B Structure C
n+ GaAs: Si−Substrate (n>2x10^18 cm^−3)
150 nm GaAs: Si 5E18 cm^−3
Passivation layer: 280 nm SiOxN
EE 1984, passivated with SiOxN Run 2 on 17.05.2001
Structure B, defect density: 4.4 /cm^2, Dicke=230 nm
EE 1983, passivated with SiOxN Run 2 on 17.05.2001
Structure A, defect density: 8.9 /cm^2, Dicke=220 nm
Figure B.2: Wafer design for whisker-contacted Schottky diodes
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B.3 HBT wafer structure
HBT-Wafer EPI-3302 (EPI, UK)
No. Layer Material Thickness Doping, cm−3
1 InGaAs-contact n+-InGaAs ≈60 nm n≈ 2 ·1019
2 Emitter-contact I n+-GaAs 200 nm n≈ 2 ·1018
3 Emitter-contact II n+-InGaP 100 nm n = 9.2 ·1017
4 Emitter-ballast n-InGaP 250 nm n = 9.4 ·1016
5 Emitter n-InGaP 150 nm on request∗
6 Base p+-GaAs on request∗ p = 2.5 ·1019
7 Collector n-GaAs 1000 nm on request∗
8 Sub-collector I n+-GaAs 100 nm n = 3.1 ·1018
9 Etch-stop layer n+-InGaP 25 nm n > 1 ·1018
10 Sub-collector II n+-GaAs 800 nm n = 3.5 ·1018
11 Substrat GaAs 100 µm s.i.
Table B.1: EPI-3302 wafer structure: The ∗ marked details are available on request
HBT-Wafer LCR-1146 (Thomson LCR, France)
No. Layer Material Thickness Doping, cm−3
1 InGaAs-contact n+-InGaAs ≈50 nm n≈ 6 ·1018
2 Emitter-contact I n+-GaAs 192 nm n≈ 2 ·1018
3 Emitter-contact II n+-InGaP 97,5 nm n≈ 8 ·1017
4 Emitter-ballast n-InGaP 244 nm n≈ 1 ·1017
5 Emitter n-InGaP 146 nm on request∗
6 Base p+-GaAs on request∗ p = 3.5 ·1019
7 Collector n-GaAs 1000 nm on request∗
8 Sub-collector I n+-GaAs 100 nm n = 3.1 ·1018
9 Etch-stop layer n+-InGaP 25 nm n≈ 3 ·1018
10 Sub-collector II n+-GaAs 800 nm n = 2.2 ·1018
11 Substrat GaAs 100 µm s.i.
Table B.2: LCR-1146 wafer structure: The ∗ marked details are available on request
The metalization of the single contacts and the passivation is identical for both wafers, listed
as follows:
 Collector-and emitter contact system: AuGe/Ni/Au, 35/15/1000 nm (alloyed)
 Base-contact system: Ti/Pt/Au, 50/50/100 nm (not alloyed)
 Backside metalization: 10 µm Au, electrolytically deposited
 Passivation: SiO2, 100 nm, SiN4, 50 nm
Appendix C
Electrochemical Plating
C.1 Plating setup, plating pulse response and pulse monitor
Figure C.1: Basic setup for electrochemical deposition of Schottky contacts.

C.. PLATING SETUP, PLATING PULSE RESPONSE AND PULSE MONITOR 
Figure C.2: Online plating pulse response.
Figure C.3: Current amplier and plating monitor for online monitoring of the
plating pulse response.
Appendix D
TLP measurement setup
Measurement setup, on-wafer probe station and matrix switch
Figure D.1: Measurement setup for TLP measurements.


Figure D.2: On-wafer probe station with TUC probe heads and coplanar pico-
probes.
Figure D.3: Realised matrix switch.
Appendix E
Mask Set
E.1 Overview
The presented mask set is designed following the available technology for planar Schottky-diodes
at the IHF TU DARMSTADT which was used e.g. in the former Master B Breadboard project.
These diodes are fabricated using the Quasi-Vertical-Approach. This results in the basic ne-
cessity of a backside Ohmic contact and therefore a backside process. The critical dimensions
of the anode and the mesa are not changed and thus, the electrical properties are expected to be
comparable to the formerly manufactured planar diodes. Some modications in the technological
process and in the diode design are included which result from the experiences gained in various
projects. The modications mainly concern the backside processing, the seed-layer formation and
the air-bridge formation, for which two designs are foreseen.
A major point for this mask design was the proper implementation of process control structures
for alignment, exposure, ohmic contact quality, Schottky contact quality, adhesion and calibration
structures for S-Parameter measurements. In general, the control structures are designed to be
compatible with the fabrication process (e.g. the same via-holes as for the diodes are used). The
control structures are presented in section 5.3. Further on, high precision alignment marks are used
for critical alignment processes, which is e.g. the alignment of the mesa-mask on the anodes or the
seed-layer- / air-bridge-masks on the anodes. The mask set is strongly correlated to the fabrication
process for planar diodes at the IHF TUD (Master B Breadboard), which consequently gives the
order of the following mask description. In this description, the term sampleis used for the
semiconductor piece (8 x 6 mm) under process and a part of the mask with a special purpose, e.g.
anode-formation, is called anode-formation mask. Thus, the mask consists of a total of 20 different
elds. These correspond to 12 different process layers and alternative solutions for a certain layer.
Figure 4.5 shows a 3-dimensional preview of the nal diode and clearly demonstrates the quasi-
vertical design approach. In this gure, one side of the GaAs-substrate is removed to enable the
view on the backside ohmic contact. Figure 4.6 shows a cut-out of the entire mask with all layers
for only one diode and gives information on the dimensions of the nal device.
The fabrication process for planar Schottky diodes at the IHF TUD is divided into the follow-
ing steps, which are precisely described by PID’s:
1. Backside processing
 Etching of a rst hole on the backside
 Etching of the via-hole on the backside
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 Ohmic contact formation on the backside
2. Front-side processing
 Front-to-backside alignment
 Dummy anode mask
 Anode opening and formation (7 different diameters)
 Mesa etching
 Thin-lm formation for 50 Ω NiCr-resistor
 Seed layer formation (2 different designs)
 Air-bridge formation (2 different designs)
 Pillar formation
3. Separation
 Standard etch step for separation
 Etch step for fabrication of beam-lead diodes)
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